Introduction To VHDL for Combinational Logic

• VHDL is a language used for simulation and synthesis of digital logic.

• A VHDL description of a digital system can be transformed into a gate level implementation. This process is know as synthesis.

Next slide

Back to first slide

View graphic version