




# Digital Signal Processing

Version 2.0

January 2005

Xilinx Advanced Products Division


A background image showing a globe of the Earth with a binary code pattern overlaid. The globe is blue and white, representing land and water. The binary code consists of a series of 1s and 0s arranged in a grid, covering the entire surface of the globe.

# Agenda

- Introduction
- Background
- Virtex-4 Solutions
- Summary



# Introduction



# High-Speed DSP Challenges

- High performance digital communication and video imaging designs challenge existing DSP solutions
  - Need higher performance
  - Need lower costs
  - Need lower power
- Compromises are often made...
  - Performance is sacrificed
  - Time is spent designing substitute implementations



# Achieve DSP Performance and Efficiency in Virtex-4

- Virtex-4 XtremeDSP
  - Performance
    - 512 XtremeDSP slices at 500MHz
    - 256 GMACs/s DSP bandwidth
  - Low Power
    - 2.3mW/100MHz scalable power efficiency
  - Value
    - Operate the XtremeDSP slice in over 40 different modes
    - Highest DSP bandwidth per dollar solution






# Background

# FPGAs Enable Massively Parallel DSP


*Example 256 TAP Filter Implementation*

Programmable DSP - Sequential



$$\frac{1 \text{ GHz}}{256 \text{ clock cycles}} = 4 \text{ MSPS}$$


FPGA - Fully Parallel Implementation



$$\frac{500 \text{ MHz}}{1 \text{ clock cycle}} = 500 \text{ MSPS}$$


“... the unprecedented signal processing requirements of next-generation wireless devices threaten to outpace the capabilities of DSP processors, creating opportunities for massively parallel and highly customized devices.” BDTI, 2004

# Parallel Adder Tree Implementation Consumes FPGA resources




- 32 TAP filter implementation will consume 1,461 logic cells to implement adders in fabric

# Virtex-4 Parallel Implementation Consumes Zero Logic Resources



- 32 TAP filter implementation using 32 XtremeDSP Slices


# Xilinx 4<sup>th</sup> Generation XtremeDSP





# Full Custom Design Results in Higher Performance

*Scalable 500MHz performance is impossible with  
Standard Cell libraries and Standard Cell design flow*




# Wide Filters At Full Speed Within the Virtex-4 DSP Slice Column


- Systolic N-tap FIR
  - Scalable N-level deep implementation
  - 500MHz performance at N-level deep
- Uses Integrated Pipeline Registers to synchronize filter inputs
- Utilizes Input and Output Cascade Routing

*Build massively parallel 512-TAP FIR filter  
in a single device achieving  
256 GMACs/s performance*

*Equivalent implementation would consume  
444 Embedded Multipliers and 77,008 LCs  
and would only achieve half the performance*




# Lowest Power DSP



Note: Power efficiency achieved using the DSP48 component with a toggle rate of 38%.

It is not an entire MAC with BRAM, control path sequencer/address generator in fabric, and including external routing.

# High-Speed, Low Power Complex Multiply



35x18 Complex Multiply  
Imaginary Portion


35x18 Complex Multiply  
Real Portion

- Complex filter implementation
  - Register the inputs using minimal external resources
  - Synchronize data using pipeline delay elements

35x18 Complex Multiply  
at 500MHz

Real and Imaginary  
35x18 Complex Multiply  
consumes only 92mW at 500MHz

# Up to 10X Greater DSP Bandwidth Per Dollar



# Virtex-4 DSP Solutions

## Choose the Right Combination

Features	Virtex-4 SX DSP Platform	Virtex-4 FX Full Featured Platform	Virtex-4 LX Logic Platform
DSP Slices			
Memory			
Logic			
DCMs			

256GMACs/s  
DSP Bandwidth

96GMACs/s  
DSP Bandwidth

48GMACs/s  
DSP Bandwidth

# Dynamically Programmable DSP Op Modes

OpMode	Z	Y	X	Output				
	6	5	4	3	2	1	0	
Zero	0	0	0	0	0	0	0	+/- Cin
Hold P	0	0	0	0	1	0	0	+/- (P + Cin)
A:B Select	0	0	0	0	0	1	1	+/- (A:B + Cin)
Multiply	0	0	0	0	1	0	0	+/- (A * B + Cin)
C Select	0	0	0	1	1	0	0	+/- (C + Cin)
Feedback Add	0	0	0	1	1	1	0	+/- (C + P + Cin)
36-Bit Adder	0	0	0	1	1	1	1	+/- (A:B + C + Cin)
P Cascade Select	0	0	1	0	0	0	0	PCIN +/- Cin
P Cascade Feedback Add	0	0	1	0	0	1	0	PCIN +/- (P + Cin)
P Cascade Add	0	0	1	0	0	1	1	PCIN +/- (A:B + Cin)
P Cascade Multiply Add	0	0	1	0	1	0	1	PCIN +/- (A * B + Cin)
P Cascade Add	0	0	1	1	1	0	0	PCIN +/- (C + Cin)
P Cascade Feedback Add Add	0	0	1	1	1	1	0	PCIN +/- (C + P + Cin)
P Cascade Add Add	0	0	1	1	1	1	1	PCIN +/- (A:B + C + Cin)
Hold P	0	1	0	0	0	0	0	P +/- Cin
Double Feedback Add	0	1	0	0	0	1	0	P +/- (P + Cin)
Feedback Add	0	1	0	0	0	1	1	P +/- (A:B + Cin)
Multiply-Accumulate	0	1	0	0	1	0	1	P +/- (A * B + Cin)
Feedback Add	0	1	0	1	1	0	0	P +/- (C + Cin)
Double Feedback Add	0	1	0	1	1	1	0	P +/- (C + P + Cin)
Feedback Add Add	0	1	0	1	1	1	1	P +/- (A:B + C + Cin)
C Select	0	1	1	0	0	0	0	C +/- Cin
Feedback Add	0	1	1	0	0	1	0	C +/- (P + Cin)
36-Bit Adder	0	1	1	0	0	1	1	C +/- (A:B + Cin)
Multiply-Add	0	1	1	0	1	0	0	C +/- (A * B + Cin)
Double	0	1	1	1	1	0	0	C +/- (C + Cin)
Double Add Feedback Add	0	1	1	1	1	1	0	C +/- (C + P + Cin)
Double Add	0	1	1	1	1	1	1	C +/- (A:B + C + Cin)

- Enables time-division multiplexing for DSP
- Over 40 different modes
- Each XtremeDSP Slice individually controllable
- Change operation in a single clock cycle
- Control functionality from logic, memory or processor

# **Virtex-4 XtremeDSP Slices Useful For More Than DSP**

- 6:1 high-speed, 36-bit Multiplexer
  - Use four XtremeDSP Slice and op-modes
  - 500 MHz performance using no programmable logic
    - Save 1584 LCs to build equivalent function in logic
- Dynamic 18-bit Barrel Shifter
  - Use two XtremeDSP slices
  - Use dedicated cascade routing and integrated 17-bit shift
    - Save 1449 LCs to build equivalent function in logic
- 36-bit Loadable Counter
  - Use a single XtremeDSP slice, achieve 500 MHz performance
    - Save 540 LCs to build equivalent function in logic





#### FPGAs with DSP Functions



256 GMACs  
Performance



Lowest Cost  
(90nm)

#### Shortest Design Time



#### Major DSP Alliances



#### 60+ Advanced DSP Cores

- Comprehensive Library
- Fast Turnaround
- Exceptional Performance

#### 60+ DSP Development Boards



#### Dedicated Field Specialists

50+ Field DSP  
Experts

#### DSP Design Services, Training & Hotline

Distributor  
Services &  
Training



**Xilinx Global Services**  
*Finish Faster*

- Xilinx Design Services, Education and Support

#### Systems Expertise

DSP Division Experts  
• Tools, IP Solutions

# Xilinx FPGA DSP Design Flow





# Summary

# Virtex-4 XtremeDSP

- Enabling next generation high-performance DSP
  - Highest Performance
    - 512 XtremeDSP slices at 500MHz
    - 256 GMACs/s DSP bandwidth
  - Lowest Power
    - 2.3mW/100MHz
  - Most Value
    - Operate the XtremeDSP slice in over 40 different modes
    - Highest DSP bandwidth per dollar solution available



# If You Want to Learn More...

- Evaluate XtremeDSP in Virtex-4
  - Request an advanced DSP presentation
    - Learn about advanced, high performance filter implementations only possible in Virtex-4
  - Request a demo of the new XtremeDSP capability in Virtex-4 today
    - See the fastest, lowest power FPGA DSP solution available
  - Visit [www.xilinx.com/dsp](http://www.xilinx.com/dsp) for more information on Xilinx DSP solutions