



# Advanced Development Environment: Quartus II


Altera Technology Roadshow 2013



© 2013 Altera Corporation—Public




# Typical FPGA Design Flow




# Advanced Development Environments: Quartus II

## ■ Quartus II: the fully integrated development tool

- Multiple design entry methods
  - Includes intellectual property- (IP-) based system design
- Up-front I/O assignment and validation
  - Enables printed circuit board (PCB) layout early in the design process
- Incremental compilation
  - Reduces design compilation and improves timing closure
- Logic synthesis
  - Includes comprehensive integrated synthesis solution
  - Advanced integration with third-party EDA synthesis software
- Timing-driven placement and routing
- Physical synthesis
  - Improves performance without user intervention
- Verification solution
  - TimeQuest timing analyzer
  - PowerPlay power analysis and optimization
  - Functional simulation
- On-chip debug and verification suite




# Altera is Focusing on Today's Design Challenges



***Altera is the Leader in Innovation, Productivity & Performance***



# History of Software Innovation & Leadership



**Many Industry Firsts**  
**Many More to Come**

# Breakthrough Productivity

Hardware  
Designer



**Industry's Fastest  
Compile Times**

DSP  
Designer



**Industry's Only  
Model-Based,  
Performance-Driven  
HLS Tool**

Software  
Developer



**Industry's Only  
FPGA-Adaptive  
Debug**


**Altera® SDK  
for  
OpenCL™**

**Industry's Only  
OpenCL  
Solution for FPGAs**


***Attack Your Design from  
Any Level of Abstraction***

# Qsys: Altera's System Integration Tool

## Hierarchy




## High-Performance Interconnect



Based on Network-on-a-Chip (NoC) Architecture



## Design Reuse



## Industry-Standard Interfaces

<b>ALTERA</b>	Avalon® Interfaces
<b>ARM</b>	AMBA® AXI3*, AXI4*

\*AXI3 & AXI4 support in 2011+

## Real-Time System Debug



**Let Qsys Improve Your Productivity  
Where You Need It**

# DSP Builder Advanced Blockset Advantages

Competitor Altera

## ■ High-level DSP design with “hand-coded” performance

- Automatic datapath pipelining and DSP block configuration



## ■ Reduced area use with automatic datapath folding

- Time-domain multiplex clock to share resources within design



## ■ Fast development with automatic poly-phasing

- DSP Builder auto-phases clock to drive multi-GHz data rates



## ■ Flexible floating point implementation

- High performance matrix operation library (QR, Cholesky)
  - Pipelined matrix decompositions to reduce data dependencies
- Floating point compiler (fused data-path technology)
  - 50-75% resource reduction and latency reduction




***Achieve Performance of  
Hand-Coded DSP Design!***

**ALTERA**  
MEASURABLE ADVANTAGE™



# Altera OpenCL SDK – Industry's Only FPGA Solution

- Design hardware without need for FPGA knowledge or experience
- Target FPGA from software entry
- Rapidly iterate high-performance system design



**Implement FPGAs with OpenCL**

# Software Productivity: Compile Time

## ■ Explosive density

Max Logic Density (in KLEs)	65nm	40nm	28nm	20nm	14nm
Stratix	340	820	950		4000+
Arria		350	500	1150	
Cyclone	150		300		

## ■ Altera is addressing compile time challenges by:

- **Faster raw compile speed**: for high density designs, Altera offers 2-3X faster compilation times compared to the nearest competitor
- New Feature - **Rapid Recompile**: Small design changes can now be made without a full re-compile, which reduces compilation times by 2x-5x average versus running another full compile
- **Parallelization** - Multi-core computing: targets supporting 64~128 CPU cores in a small group of servers in near term

*Increasing Pace of Compile  
Time Improvement*




# Roadmap to Continuing Compile Time Reduction

 **Compile time acceleration vs. 2012 results**

 **Runtime with Rapid Recompile**

- Reduces compilation times for small, isolated design changes (less than ~5% of design)
- Only recompile logic that changes (available in v13.1)
- Preserves compilation results



<b>Compile Time</b>	<b>2013</b>	<b>2014</b>	<b>2015</b>
	350K LE/hour	500K LE/hour	2M LE/hour
	<b>Rapid Recompile – 2x</b> <b>Compile Time Reduction for</b> <b>5% Logic Change</b>	<b>Rapid Recompile – 5X</b> <b>Reduction in Compile Time</b> <b>for 5% Logic Change</b>	<b>Parallelization</b>


***Altera Extends Compile Time Leadership***



# High Performance Leadership Example 1 (Quartus II)


## Very high performance (500G) Interlaken prototype

- Fat data pipe coming into FPGA
  - 36 lanes @ 13.8Gbps = 500Gbps
- 1280-bit wide data-path
- Complex place & route challenge
- Fmax requirement of 390MHz



## Quartus II software results

- Fit into a Stratix V A7 (C2) FPGA in <42.7K ALMs and <99K Register
- Met timing with 20% margin (468MHz)



```
Interlaken TX PCS
any empty 0
aligned 1
LO# o/u 0

Interlaken RX PCS
Freq lock f ffffffff
Word lock f ffffffff
Mfrn lock f ffffffff
CRC32 0 0
none empty 1
aligned 1
LO# o/u 0

Interlaken TX MAC
TX idle blks : 513,063,023,244
TX SOP : 42,755,251,933
TX EOP : 42,755,251,935
TX data blks : 299,286,763,587

Interlaken RX MAC
RX idle blks : 513,062,989,356
RX SOP : 42,755,249,109
RX EOP : 42,755,249,111
RX data blks : 299,286,743,819
RX CRC24 err : 0
```

**Fast timing closure**  
**Easy integration with rest of design**  
**Reduced cost through lower speed grade**


**Quartus II Software Enables  
Unmatched System Performance**



# High Performance Example 2 (DSP Builder Adv. Blockset)


- **First demonstration of very large floating point matrix inversion in FPGAs**
  - Made highly parameterizable with DSP Builder Advanced Blockset
- **1 million matrices/s – (Cholesky 20x20 Matrix Inversion)**
  - No competing solution can provide this level of throughput

## QR Decomposition



Matrix Size/ Vector Size	Fmax [MHz]	Throughput kMatrices/s	Latency [μs]
50x100/50	259	32.82	43.3
100x200/50	260	6.17	204.5
100x200/100	207	8.76	167
400x400/100	203	0.315	3970

## Cholesky



Channel Size/ Matrix Size/ Vector Size	Fmax [MHz]	Throughput kMatrices/s	Latency [μs]
1 / 360x360 / 90	189	1.43	1112
20 / 60x60 / 60	234	118	330
64 / 30x30 / 30	288	544	222
50 / 20x20 / 20	236	1000	98.6

\*BDTI verified: <http://www.altera.com/literature/wp/wp-01187-bdti-altera-fp-dsp-design-flow.pdf>

# High Performance Example 3 (OpenCL)

## ■ Wall street option pricing algorithm

### – Monte-Carlo simulation

#### ● Heston Model

$$dS_t = \mu S_t dt + \sqrt{v_t} S_t dW_t^S$$

$$dv_t = \kappa(\theta - v_t)dt + \xi \sqrt{v_t} dW_t^v$$

#### ● ND Range

- Assets x Paths (64x1000000)

## ■ FPGA advantage

### – Complex control flow


## ■ Results

Platform	Power (W)	Performance (Msims/s)	Msims/W
W3690 Xeon Processor	130	32	0.25
nVidia Tesla C2075	225	63	0.28
PCIe385 D5 Accelerator	23	170	7.40



**Ultra Fast Hardware Starting from C-Level Abstraction!**

# Release Strategy



- **More and more complex system requirements heavily challenge FPGA&SoC development environments**
- **Quartus II offers the breakthrough advantages and solutions**
  - Innovations: Qsys, OpenCL
  - Productivity: Quicker compile time; DSP Builder; eSW
  - Performance: Highest performance in FPGA industry



# Learn to use Quartus II today

## ■ [www.altera.com](http://www.altera.com)

- Click **Training** on the top
- Click **Training Courses** to find out Altera customer training courses

## ■ [www.altera.com](http://www.altera.com)

- Click **Training** on the top
- Click **Webcasts & Videos** to learn featured Altera technologies

## ■ [www.altera.com](http://www.altera.com)

- Click **Training** on the top
- Click **Demonstrations** to watch live demonstration about software usages

## ■ [www.altera.com](http://www.altera.com)

- Click **Download Center** on the top
- Download software and start to try it today
- Free Quartus II Web Edition is available
- Free evaluation license is available with time limits



# Thank You



© 2013 Altera Corporation—Public

ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at [www.altera.com/legal](http://www.altera.com/legal).

The word 'ALTERA' is written in a large, bold, outlined font. Below it, the tagline 'MEASURABLE ADVANTAGE™' is written in a smaller, sans-serif font.

**ALTERA**  
MEASURABLE ADVANTAGE™