

Advanced Synthesis: Muliplexer Optimization



Objectives

- Teach How to Get Most Out of HDL When Coding Muxes for 4-Input LUT-Based Devices
- Provide Insights Into How Synthesis Deals with Muxes
 - Research Done for Quartus II, Most Applies to Other EDA Tools Too
- Present New Quartus II Synthesis Enhancements and Future Enhancements
 - Includes Hidden INI Variable for MUX Optimization





Lessons Learned

- Typically, We Improve Synthesis/Fitting Results By Optimizing "Final" Designs
- In Reality, Many Customers Change Their Designs to Fit Synthesis!
 - Especially for New FPGA Architectures
 - Customers Don't Know What Works Well
- Optimizations Often Require Human Knowledge of Design
 - Synthesis Can Not Always Know the Design Intent
 - Customer Is In Best Position to Improve QoR!
- Some of the Work Has to be Manual!





How Often Do Multiplexers Occur? Why Mux Optimization?

Mean LE Usage After Synthesis

- 100 Customer Benchmark Designs



Muxes



Background/Theoretical

Design Guidelines

Quartus II Project to Improve MUX Synthesis





Agenda - Background/Theoretical

- Where do Multiplexers come from?
- How Are Multiplexers Implemented in Synthesis (especially Quartus II)?

- An Improved Multiplexer Implementation
- Implicit Multiplexing
- Taking Advantage of Implicit Multiplexing







Where Do Multiplexers Come From?



Types of Multiplexers

- Binary Multiplexers
 - CASE Statements
- Selector Multiplexers
 - CASE Statements
 - State Machines
 - IF Statements
- Priority Multiplexers
 - IF Statements
- The Synthesis Tool Chooses Which Kind of MUX to Implement from Your HDL!





How Are CASE Statements Synthesized?

- Selector Multiplexer Used in Quartus II:
 - If Selecting Is Based on States of a State Machine
 - If Case Statement Covers < 1/8 of All Possible Cases
- Binary Multiplexer Used in Quartus II:
 - In All Other Cases
- Synplicity Almost Always Uses Selector
 - Why? It's Up to the Vendor to Make the Choice







How Are Multiplexers Implemented in Synthesis?



Multiplexer Implementation

- Binary Multiplexers
 - 4:1 Multiplexer
 - LPM_MUX
- Selector Multiplexers
- Priority Multiplexers





Efficient 4:1 Mux: How It Works



2:1 Mux Tree Forms N:1 Mux





店№

/4\ 🛛



4:1 Mux Tree Forms N:1 Mux



Selector Mux



N 2









Priority Mux



Priority Mux: Quartus II-Optimized





An Improved Multiplexer Implementation: Linear Mux



Linear Mux : How It Works...



Tree of LUTs is Not Necessarily Optimal for Delay



Chained Logic Can Be Faster









Implicit Multiplexing



Implicit Multiplexing

- Take Advantage of Implicit Muxes in Architecture
- Registered Multiplexers Only
 - Register adds extra functionality
- Can Also Implement Control Signals:
 - Synchronous Load
 - Synchronous Reset
 - Clock Enable





The Stratix LE



3:1 Mux in 1 LE



4:1 Mux in 1 LE











Taking Advantage of Implicit Multiplexing



Can Build Large Muxes Using 3:1s





Making the Most of Implicit Muxing

- Implicit Muxing Relies on Register Functionality
- Good to Use When Output of Mux is Registered
- What If Mux Output Is Asynchronous?





Can Add Artificial Registers to a Design



Registers Come for Free With Logic

Registers Allow Additional Sload/Sclr Functionality





Summary – Background

- Where do Multiplexers come from?
 - CASE Generally Gives Selector or Binary Muxes
 - IF THEN ELSE Generally Gives Priority Muxes
- How Often Do Multiplexers Occur?
 - 26% of LEs on Average
- How Are N:1 Multiplexers Implemented in Quartus II (in 4-LUT Architectures)?
 - Binary / Selector (0.66 N LEs)
 - Priority (1.00 N LEs)
 - Linear Mux (0.50 N LEs) NEW!





Summary – Background

- Implicit Multiplexing
 - Extra functionality with Registers
 - Enable, Sync-Load, Sync-Clear
- Taking Advantage of Implicit Multiplexing
 - General 3:1 Mux in 1 LE!
 - Potential for 5:1 Mux in 1 LE!
 - Can Add Extra Registers to Async Logic in Some Cases







Background/Theoretical

Design Guidelines

Quartus II Project to Improve MUX Synthesis





Agenda - Design Guidelines

Common Multiplexer Pitfalls:

- One-Hot Controls
- The 'Others'
- Degenerate Muxes







Common Multiplexer Pitfalls: One-Hot Controls



One Hot Encoding: Common Mistake



Quartus II Will Build a 16:1 Binary Multiplexer:

8-10 | Fs





One Hot Encoding: Solution



- Z <= b WHEN sel[1]=`1' ELSE "ZZZZ";</pre>
- Z <= c WHEN sel[2]=`1' ELSE "ZZZZ";
- Z <= d WHEN sel[3]=`1' ELSE "ZZZZ";

Synthesis Assumes Tri-States are One-Hot

Quartus II Will Build a 4 Input Selector Multiplexer:

3 LEs







Common Multiplexer Pitfalls: The "Others"



Efficient 4:1 Multiplexer



No OTHERS, or Default, Case. HDL Rules Say You Should Always Specify a Default.







What Should OTHERS Be Set To?



Should Be the Correct Way to Make OTHERS Assignment.

Synthesis Tool Should Choose the Optimal Assignment for "Don't Care" Value; for 4.1.



Common Multiplexer Pitfalls: Degenerate Muxes



Problem: Degenerate 8:1 Mux



Solution: Recode Degenerate Muxes

Recoder
CASE sel[3:0] IS
WHEN "0101" =>
z_sel <= "00";
WHEN "0111" =>
z_sel <= "01";
WHEN "1010" =>
z_sel <= "10";
WHEN OTHERS =>
z_sel <= "11";
END CASE;





Synthesis Does Not Extract Defaults Well

- Possible Solutions:
 - Flatten Multiplexer (Use One CASE Statement!)
 - RecodE (Use 4:1 CASE Statement Method)
 - Restructure Code So to Reduce Default Cases
 - Question Whether Defaults Are Don't Cares
 - Promote Last ELSIF to ELSE If No Other Cases Will Happen





Summary - Design Guidelines

- Encourage Muxes to be Fully Populated, Binary Controlled
 - May Require Recoding of Control Lines
 - Avoid Degenerate Muxes
- Be Careful of Special Cases
 - One Hot Controls
 - Implicit Defaults







Background/Theoretical

Design Guidelines

Quartus II Project to Improve MUX Synthesis







Quartus II MUX Synthesis Improvements



Quartus II Synthesis Project

- Performs Recoding for Bus of Muxes Automatically
 - Searches for Buses of Mux Trees
 - Estimates Cost of Recoding
 - Recodes If More Efficient (in Terms of Area)
 - Exploits Duplicates & Constants In Mux Inputs
 - Uses Most Efficient Multiplexer Implementation
- Hidden INI and QSF Variable in 4.0, Feature Release Planned for 4.1
 - For Stratix only in 4.0





Enabling MUX Optimization in 4.0

- INI Variable: mast_extract_and_optimise_bus_muxes=on
- QSF Variable:
 - EXTRACT_AND_OPTIMIZE_BUS_MUXES
- Example Tcl/QPF Entry:
 - Enables Option for All Nodes in Entity mux_bus_alpha of Type mux_bus Instantiated in test_controller, the Top-Level Entity:
 - set_instance_assignment -name
 - EXTRACT_AND_OPTIMIZE_BUS_MUXES ON -to
 - "mux_bus:mux_bus_alpha" -entity
 - test_controller





Results So Far... (Quartus II 4.0)

Percentage Improvement in Area









Results So Far... (Quartus II 4.0)

Fmax Effect





General Summary

- Where Multiplexers Come From (CASE, IF)
- How Often Muxes Occur: Average 26% of LEs
- How N:1 Multiplexers Are Implemented in Quartus II (in 4-LUT Architectures)
- Guidelines: Encourage Muxes to be Fully Populated, Binary Controlled (Recode if Needed)
- Buses of Multiplexers Can Have Big Effect
- Try the INI for Improved MUX Optimization in Quartus II





POP Quiz

Where can we set enabling MUX OPTIMIZATION in QuartusII4.1?

1. Assignment>>Settings>>Analysis&Synthesis settings>>Restructure Multiplexers

2. Assignment>>Assignment Editor>>Logic options>> Restructure Multiplexers

3. Above all



