MJL Korea, Ltd. / Logic Design

(Technical)

Document No.:MJL-LD-AN-4Author:[twha@mjl.co.kr]Version:1.0Date:20003Subject:MicroprocessorFPGA Passive Serial Configuration.

- 1. FPGA
 Configuration data
 FPGA
 Serial PROM (EPC1441, EPC1, EPC1, EPC2,)
- 2. PCB Board
 Microprocessor 7 |
 1

 , Microprocessor 7 |
 (FPGA configuration data
) System ROM

 Microprocessor
 FPGA Configuration data
 7 |
- 3. Altera FPGA (APEX 20K/E, FLEX 10K/E/S/, FLEX 6000) Microprocessor Passive serial configuration 71 .
- 4. CPU (Intel 8051) FLEX 6000 Series FPGA Configuration data
- 5. 7 Microprocessor Microprocessor Object Code Compiler Microprocessor FPGA Passive Serial Communication Program
- 6. Timing information Web site
 - : AN 116 (Configuring APEX 20K, FLEX 10K & FLEX 6000 Devices), ver. 1.02, December 1999
 - : <u>http://www.altera.com/document/an/an116.pdf</u>
 - : Here is a "altera.PLDWorld.com"... / Tool Manual...
 - http://www.pldworld.com/@altera/html/technote/toolmanual.htm

Device Configuration Overview

가	, APEX 20K, FLEX 10K,	FLEX 6000
Configuration data	SRAM Cell	SRAM Memory

,	SRAM Cell	가 Coi	nfiguration data		
	. APEX 20K, FLEX 10K,	FLEX 6000		(Configuration)	
,	Register I/O pin	가		가	,
	In-system operation	(User mode))		
1	Configuration, Initialization,	User mode			





Notes:

- During initial power-up and configuration, CONF_DONE is low. After configuration, CONF_DONE goes high. If the device is reconfigured, CONF_DONE goes low after nCONFIG is driven low.
- (2) User I/O pins are tri-stated during configuration. APEX 20K and FLEX 10KE devices also have a weak pull-up resistor on I/O pins during configuration. After initialization, the user I/O pins perform the function assigned in the user's design.
- (3) When used, the optional INIT_DONE signal is high when nCONFIG is low before configuration and during approximately the first 40 clock cycles of configuration.
- (4) DCLK should not be left floating. It should be driven high or low, whichever is more convenient.
- (5) DATA (FLEX 6000 devices) and DATA0 (APEX 20K and FLEX 10K devices) should not be left floating. It should be driven high or low, whichever is more convenient.

APEX 20K, FLEX 10K, configuration scheme	FLEX 6000	Configuration	i data Ao n device	ctive Passive フト Active	j j
configuration scheme	, Target dev	vice Configuratio	n device	Control	-
Synchronization signal		가 Configuration		가	,
Configuration device Data	APEX 20K, FLEX 10K,	, FLEX 6000			
Passive configuration schem	e APEX	20K, FLEX 10K,	FLEX	6000	
Configuration process	Intelligent host	Microprocessor	가		
. Host	(Hard Disk, RAM,)	Configuratior	า
data . Pa	ssive configuration	1			
configuration data	-	Reconfigure	Target	device	
		<u> (</u>) Pro	ogramming file	
In-field upgrade				- 0	

PS(passive Serial) Configuration with a Microprocessor

Microprocessor 가 **PS** Configuration , Microprocessor Storage device Programming hardware Target APEX 20K, FLEX 10K, FLEX 6000 device Data . Configuration nCONFIG pin , Microprocessor Low-to-high transition nSTATUS pin Target device Release . Microprocessor Programming hardware Target device (the DATA0 pin for APEX 20K and FLEX 10K devices, and the DATA pin for FLEX 6000 devices) DATA pin Time Configuration data one bit . Data byte Least significant bit(LSB)7 . Data CONF_DONE 7 High Target device Clocking

가 Data 가 FLEX 10K FLEX 6000 device , DCLK 10 DCLK APEX 20K device 가 40 DCLK Device CONF_DONE Device pin Configuration High

 Max+plus II
 Quartus software
 Bits
 Configuration file

 7
 Configuration
 Device
 DCLK

 Configuration file

 Target device
 Target device

 Configuration
 Initialize

 Handshaking signal
 PS Configuration mode
 Configuration

 clock speed
 Configuration
 Frequency

 DCLK
 DCLK
 DCLK

 Configuration
 Configuration

Error Target device 가 Configuration , Target device Microprocessor Microprocessor nSTATUS pin Low Configuration process nCONFIG pin Low-to-high pulse MAX+plus II Quartus software "Auto-Restart Configuration on Frame Error" option Reset time-out , Target device **nSTATUS** . nSTATUS 가 Release period Release Microprocessor nCONFIG Pluse Target device Reconfiguration Low

 Microprocessor
 Configuration
 CONF_DONE
 INIT_DONE pin

 .
 Microprocessor 7 |
 data
 Initialization clock

 CONF_DONE
 High
 7 |
 , Microprocessor

 Reconfiguration
 .
 .

Configuration diagram .

Figure 11. PS Configuration Circuit with Microprocessor



APEX 20K or FLEX 10K Devices

FLEX 6000 Devices



Notes:

- The pull-up resistor should be connected to any V_{CC} that meets the device high-level input voltage (V_{IH}) specification.
- (2) The nCEO pin is left unconnected.

iNTEL 8051 Microprocessor FLEX6000 Passive Serial Configuration



2)	FPGA	가		Microprocessor 가	Configuration data
		•			
3)		Compile	*.sof	*.pof file	

.

•

4) MAX+plus II Pull-down menu File -> Convert SRAM Object Files...

.

	Frogramming File Name:	
EPF6024AQC240-3	psconfiguration.sof	Add
	Select Programming File	Delete
De <u>v</u> ice Names:	Programming File Names:	Delete A
		Urder Up Down
Output File		Down
Output File File Na <u>m</u> e: psconfigura	ation.ttf Select Output File	Urder Up Down FLEX Chain Save FCF.

1 Convert SRAM Object Files

5) button	3	Output File	File Forn	nat	.ttf(Sequential)	OK
6)	MAX+plus II :	Software	Complie	3가	Confi	guration data 가
*.sof *.pof	; ByteBlasterMV cable ; Configuration PRON	e Conf	iguration Data		Data	
*.ttf	; Passive Configuration	n with a Microproc	cessor		Data	l
file		*.ttf	4), 5)	Sequ	iential type ttf
7)	*.ttf file					
8) Micropi Prograi	rocessor Compiler > m *.ttf file	DB (Define Byt	Da re) fil	ata le		"hex_conv.exe"

.

a. Windows 98 / Windows NT DOS

- b. DOS hex_conv.exe 가 Directory .
- c. *.ttf file hex_conv.exe 가 Directory Copy .
- d. DOS prompt hex_conv.exe . 7 *.ttf . fpga.ttf 7
- 9) Microprocessor SYSTEM ROM FPGA Configuration data 가 .
- "C language
 Assembler language"
 Microprocessor

 FPGA
 .
 .

;;;*** altera	Configuration	interface
pga_dclk b	it	p1.0
pga_data b	it	p1.1
pga_status	bit	p1.2
pga_conf_done	bit	p1.3
pga_init_done	bit	p1.4
pga conf b	it	p1.5
	u-com Emulato	r Test sub-rutine Kevin
;;		
;;	jmp	restart
;;		
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	u-com Emulato	r Test sub-rutine Kevin
151	MOV	r0,#05
	MOV	r1.#03
	clr	pga dclk
	clr	pga data
fpga_conf_init	_loop:	P30_000
;;	call	pga_clock
	djnz	r0,fpga_conf_init_loop
fpga_conf_init	_clr:	
	clr	pga_conf
;;	clr	pga_status
fpga_conf_init	_clr_loop:	
;;	call	pga_clock
	djnz	r1,fpga_conf_init_clr_loop
	nop	
	setb	pga_conf
;;	setb	pga_status
fpga_status_wa	it:	
	jnb	pga_status,fpga_status_wait
	MOV	r0,#Offh
fpga_fir_data_	wait:	
	djnz	r0,fpga_fir_data_wait
	MOV	dptr,#fpga_code_data_end
	MOV	temp1,dpl
	MOV	temp2,dph
fpga_data_load	ling_begin:	
	MOV	dptr,#fpga_code_data
	clr	а

fpga_data_loading	Lloop:	
	MOV	r0,#08
	clr	а
	MOVC	a,@a+dptr
fpga_data_down_lo	iop:	
	rrc	а
	MOV	pga_data,c
	setb	pga_dc1k
	clr	pga_dc1k
	call	pga_clock
	djnz	r0,fpga_data_down_loop
	inc	dptr
	mov	a,dpl
	jnb	pga_status,fpga_init
	cjne	a,temp1,fpga_data_loading_loop
	mov	a,dph
	cjne	a,temp2,fpga_data_loading_loop
;;	jnb	pga_conf_done,fpga_init
	mov	r0,#45
fpga_down_init_do	ne:	
	setb	pga_dclk
	clr	pga_dclk
	djnz	r0,fpga_down_init_done
	setb	pga_dclk
::	inb	pga init done, fpga init
restart:		
	с	lr TRO ; run tmr O
	с	Ir TR1 ; TMR 1 DO NOT RUN
;;; FPGA.ASM FILE	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	·····
fora code data:		
ipga_coue_uata.		
\$include(fpga.ttf)	
fpga_code_data_en	id:	
		0E1 Accombler language
	INTELO	UST ASSembler language
	•	
가	FPGA	Microprocessor
가		1

11 Microprocessor FPGA

.

.

Revision History

- 2000-3-31 Ver 1.0: Initialize Release...
- 2000-4-14 Ver 1.1: 71... (Modified by C.W.Yang)