

Altera PC

報告人:國科會晶片系統設計中心周育德工程師 電話:(03)5773693 ext.148 傳真:(03)5783372

Email : steven@cic.edu.tw



July 2001

Course Outline - 1

- Introduction to PLD
- Altera Device Families
- Design Flow & Altera Tools
- Getting Started
- Graphic Design Entry
- Text Editor Design Entry
- Waveform Design Entry

Course Outline - 2

Design Implementation

Project Verfication

- Functional Simulation
- Timing Analysis
- Timing Simulation

Device Programming
Summary & Getting Help



PLD	:	Programmable	Logic Device
-----	---	--------------	---------------------

- **SPLD** : Small/Simple Programmable Logic Device
- **CPLD** : Complex Programmable Logic Device
- **FPGA** : Field Programmable Gate Array

Main Features



- Field-programmable
- Reprogrammable
- In-circuit design verification
 - Rapid prototyping
 - Fast time-to-market
 - No IC-test & NRE cost
 - H/W emulation instead of S/W simulation
 - Good software

Programmability

Why programmable? Why reprogrammable?

- Logic is implemented by programming the "configuration memory"
- Various configuration memory technologies
 - One-Time Programmable: anti-fuse, EPROM
 - Reprogrammable: EPROM, EEPROM, Flash & SRAM





Programmable Register



* Typical register controls: clock, enable, preset/clear, ...

Programmable Interconnect



Typical routing resources: switching elements, local/global lines, clock buffers...

Programmable I/O



Typical I/O controls: direction, I/O registers, 3-state, slew rate, ...

Field-Programmability

Why filed-programmable?

• You can verify your designs at any time by configuring the FPGA/CPLD devices on board via the download cable or hardware programmer

01011



Rapid Prototyping

Design

Feasibility

Detailed

Design

IC

Manufacture

Reduce system prototyping time :

- You can see the "real" things
 - In-circuit design verification
- Quick delivery instead of IC manufacture
- No test development, no re-spin potential (i.e. no NRE cost) •
- Satisfied for educational purposes •

Fast time-to-market



Software Environment

Various design entries and interfaces

- HDL: Verilog, VHDL, ABEL, ...
- Graphic: Viewlogic, OrCAD, Cadence, ...

Primitives & macrofunctions provided

• Primitive gates, arithmetic modules, flip-flops, counters, I/O elements, ...

Constraint-driven compilation/implementation

Logic fitting, partition, placement & routing (P&R)

Simulation netlist generation

• Functional simulation & timing simulation netlist extraction

Programmer/download program

FPGA/CPLD Benefits

	Full-Custom ICs	Cell-Based ICs	Gate Arrays	High- Density	
Gnood	ماما		al	PLDS	
ppeeu ntogration Donaity		N	N	1	
liceyralion Densily Jich Volumo dovico cost			N	1	
aigii-volume device cost	N N	N N	N	1	
Low-volume device cost			V	11	
Time to Market			\sim	V V	
Risk Reduction			v	~~~	
Future Modification				$\sqrt{\sqrt{2}}$	
Development Tool	1	1	~	11	
	V	v	v	11	
Educational Purpose				V V	
•				$\sqrt{}$	
				🗸 Goo	d
				√√ Exce	ellent



Altera & CIC



Altera

- One of the world leaders in high-performance & high-density PLDs & associated CAE tools
- Supports university program in Taiwan via CIC

From CIC, you can apply:

- Altera software it's free for educational purpose!
 - PC: MAX+PLUS II (full design environment)
 - WS : MAX+PLUS II (full design environment) Synopsys interface (Cadence & Viewlogic interfaces are optional)
- Altera hardware -
- University Program Design Laboratory Package (since 9709):
 - UP1 Education Board
 - ByteBlaster download cable
 - Student Edition Software
- Of course, CIC is responsible for technical supports
- WWW: http://www.cic.edu.tw/chip_design/design_intr/altera/



Usable Gates

Altera Device Families

Altera offers 7 device families

 Device	Reconfigurabl e Element	Logic Cell Structure	Usable/Typica I Gates	Family Members
Family Classic	EPROM	SOP	200 ~ 900	EP610, 910, 1810
MAX 5000	EPROM	SOP	800 ~ 3,200	EPM5032, 064, 128, 130, 192
MAX 7000/E/S	EEPROM	SOP	600 ~ 5,000	EPM7032/V/S, 064/S, 096/S, EPM7128E/S, 160E/S, 192E/S, 256E/S
FLEX 6000 ⁽¹⁾	SRAM	LUT	10,000 ~ 24,000	EPF6016/A, 024A
FLEX 8000A	SRAM	LUT	2,500 ~ 16,000	EPF8282A, 452A, 636A, 820A, 1188A, 1500A
MAX 9000/A ⁽¹⁾	EEPROM	SOP	6,000 ~ 12,000	EPM9320/A, 400/A, 480/A, 560/A
FLEX 10K/A/B	¹⁾ SRAM	LUT	10,000 ~ 100,000	EPF10K10/A, 20/A, 30/A, 40/A, 50/V/A, EPF10K70/V/A, 100/A, 130/V/A, 250A

Note:

(1) Not all devices are currently available.

(2) Altera plans to ship new MAX7000A family in the near future.

Device Part Numbers

EPM7128STC100-7

- EPM = Family Signature (Erasable Programmable MAX device)
- 7128S = Device type (128 = number of macrocells)
- T = Package type (L = PLCC, T = TQFP...)
- C = Operating temperature (Commercial, Industrial)
- 100 = Pin count (number of pins on the package)
- -7 = Speed Grade in nsec
- Suffix may follow speed grade (for special device features)

Another Example:

- EPM7064SLC44-5
 - EPM7064S in a commercial-temp, 44 pin PLCC package with a 5 ns speed grade

MAX & FLEX Architectures _ (1)



MAX & FLEX Architectures _ (2)

Choose the appropriate architecture

 Different PLD architectures provide different performance & capacity results for same application

Feature	MAX Architecture	FLEX Architecture		
Basic Building B	Bloc&ourse Grain	Fine Grain		
Logic Cell StructureSOP		LUT		
Technology	EEPROM	SRAM		
Optimization	tion Combinational-Intensive Logic Register-Intensive, Arit e.g. Large Decoders, State Machines, e.g. Adders, Comparate			

MAX 7000 Families

Today's MAX 7000 family members

- Basic version: for low-density members
 - EPM7032/V, 7064, 7096
- *E*-version: enhanced architecture, for higher-density members
 - EPM7128E, 7160E, 7192E, 7256E
- New S-version: enhanced architecture with ISP capability
 - EPM7032S, 7064S, 7096S, 7128S, 7160S, 7192S, 7256S



MAX 7000 Devices

Device	MCs	Gates	Speed Grade	Package Options	I/O Pins
EPM7032	32	600	-5,-6,-7,-10,-12,-15	PLCC44, TQFP44	36
EPM7032V	32	600	-12,-15,-20	PLCC44, TQFP44	36
EPM7064	64	1,250	-6,-7,-10,-12,-15	PLCC44/68/84, PQFP100, TQFP44	36,52,68
EPM7096	96	1,800	-7,-10,-12,-15	PLCC68/84, PQFP100	52,64,76
EPM7128E	128	2,500	-7,-10,-10P,-12,-15,-20	PLCC84, PQFP100/160	68,84,100
EPM7160E	160	3,200	-10,-10P,-12,-15,-20	PLCC84, PQFP100/160	64,84,100
EPM7192E	192	3,750	-12,-12P,-15,-20	PQFP160, PGA160	124
EPM7256E	256	5,000	-12,-12P,-15,-20	PQFP160, PGA192, RQFP208	132,164
EPM7032S	32	600	-5,-6,-7,-10	PLCC44, TQFP44	36
EPM7064S	64	1,250	-6,-7,-10	PLCC44/84, PQFP100, TQFP44/100	36,52,68
EPM7096S	96	1,800	-6,-7,-10	PLCC84, PQFP100, TQFP100	52,64,76
EPM7128S	128	2,500	-7,-10,-15	PLCC84, PQFP100/160, TQFP100	68,84,100
EPM7160S	160	3,200	-7,-10,-15	PLCC84, PQFP100/160, TQFP100	64,84,104
EPM7192S	192	3,750	-7,-10,-15	PQFP160	124
EPM7256S	256	5,000	-7,-10,-12,-15	PQFP160, RQFP208	132,164

MAX 7000 Features

MAX 7000 main features...

- EEPROM-based devices based on Altera's MAX architecture
- 32 ~ 256 macrocells
- 600 ~ 5,000 usable gates
- Programmable flip-flops with individual clear, preset & clock enable controls
- Configurable expander allowing up to 32 product terms per macrocell
- Programmable power-saving mode in each macrocell
- Programmable security bit
- PCI-compliant -5, -6, -7, -10P, -12P speed grades
- 3.3-V or 5-V operation
 - Full 3.3-V EPM7032V
 - 3.3-V or 5-V I/O on all devices except 44-pin devices

MAX 7000E/S Features

MAX 7000E (128MCs and up) enhanced features...

- More output enable control signals & more global clocking capabilities
- Fast input registers
- Programmable output slew-rate control
- More interconnect resources

MAX 7000S enhanced features

- Enhanced architecture for all family members
- Open-drain output option for each I/O pin
- In-system programmability (ISP) via standard JTAG interface
- Built-in JTAG boundary-scan test circuitry in EPM7128S or larger devices
- ClockBoost circuitry: a phase-locked loop(PLL) circuit which provides a clock multiplier
- PCI-compliant -5, -6, -7, -10 speed grades
- Pin-, function- & programming file-compatible with all MAX 7000/E devices

MAX 7000 Architecture





MAX 7000 Macrocell



MAX 7000E/S Macrocell



Shareable Expanders



Parallel Expanders



MAX 7000 I/O Control Block



MAX 7000E/S I/O Control Block



MAX 7000/E/S PIA (Programmable Interconnect Array)



MAX Vertical Migration

Device	44-Pin PLCC	44-Pin TQFP	48-Pin 0.8-mm BGA	84-Pin PLCC	100-Pin FineLine BGA™	100-Pin TQFP	144-Pin TQFP	168-Pin 0.8-mm BGA	208-Pin PQFP	256-Pin FineLine BGA
EPM7032										
EPM7064										
EPM7128										
EPM7256										
EPM7512										+

MAX 7000/E/S Device Programming

Program the device with external hardware

- Use Altera hardware programmer
 - MAX 7000/E/S devices can be programmed on PCs with an Altera Logic Programmer card, the Master Programming Unit (MPU), and the appropriate device adapter
 - You can test the programmed device in Altera's software environment
- Usr the universal programmer
 - Many programming hardware manufacturers provide programming support for Altera MAX 7000/E/S devices

MAX 7000S ISP



What's ISP?

ISP: In-System Programming

- ISP allows devices to be mounted on a PCB before they are programmed
 - Offers quick and efficient design iterations
 - Eliminates package handling



Mount Unprogrammed

- * Eliminates handling of devices
- * Prevents bent leads



Program In-System

- * Allows generic end-product inventory
- * Specific test protocol or algorithm can be programmed during manufacturing or test flow



Reprogramm in the Field

- * No need to return system for upgrades
- * Add enhancements quickly & easily
MAX 7000S ISP

download cable

CPLD

MAX 7000S ISP

- MAX 7000S devices can be programmed through 4-pin JTAG interface
 - By downloading the information via automatic test equipment, embedded processors, or Altera BitBlaster/ByteBlaster download cable
- MAX 7000S internally generates 12.0-V programming voltage
- Refer to Altera's Application Brief & Application Note for details
 - AB145 : Designing for In-System Programmability in MAX 7000S Devices
 - AN039: JTAG Boundary-Scan Testing in Altera Devices



FLEX 8000A Family

Today's FLEX 8000A family members



Device	Gates	LEs	FFs	Speed Grad	e Package Options	I/O Pins
EPF8282A	2,500	208	282	-2,-3,-4	PLCC84, TQFP100	68,78
EPF8282AV	2,500	208	282	-4	TQFP100	68,78
EPF8452A	4,000	336	452	-2,-3,-4	PLCC84, TQFP100, PQFP160, PGA160	68,120
EPF8636A	6,000	504	636	-2,-3,-4	PLCC84, PQFP160/208, PGA192	68,118,136
EPF8820A	8,000	672	820	-2,-3,-4	TQFP144, PQFP160/208, PGA192, BGA22	25 120,152
EPF81188A	12,000	1,008	1,188	-2,-3,-4	PQFP208/240, PGA232	148,184
EPF81500A	16,000	1,296	1,500	-2,-3,-4	PQFP240, PGA280, RQFP304	181,208

FLEX 8000A Features

FLEX 8000A main features...

- SRAM-based devices based on Altera's FLEX architecture
- 282 ~ 1,500 registers
- 2,500 ~ 16,000 usable gates
- Programmable flip-flops with individual clear & preset controls
- Dedicated carry chain & cascade chain
- FastTrack continuous routing structure
- Programmable output slew-rate control
- Supports in-circuit reconfiguration (ICR)
- JTAG boundary-scan test circuitry
- PCI-compliant -2 speed grade
- 3.3-V or 5-V operation
 - Full 3.3-V EPF8282AV
 - 3.3-V or 5-V I/O for EPF8636A and larger devices

FLEX 8000A Architecture



FLEX 8000A Logic Element







Cascade Chains



FLEX 8000A Logic Array Block



FLEX 8000A FastTrack Interconnect



FLEX 8000A I/O Element



FLEX 8000A Configuration

Configuration schemes & data source

- Refer to Altera's Application Notes for details
 - AN033: Configuring FLEX 8000 Devices
 - AN038: Configuring Multiple FLEX 8000 Devices

Configuration Scheme		Data Source				
AS	(Active Serial)	Serial configuration EPROM				
APU	(Active Parallel Up)	Parallel EPROM				
APD	(Active Parallel Down)	Parallel EPROM				
PS	(Passive Serial)	Serial data path (e.g. serial download cable)				
PPS	(Passive Parallel Synchronous)Intelligent host					
PPA	(Passive Parallel Asynchronous)ntelligent host					



MAX 9000A Devices

MAX 9000A KEY FEATURE

MAX 9000A main features...

- EEPROM-based devices based on Altera's MAX architecture
- 320 ~ 560 macrocells
- 6,000 ~ 12,000 usable gates
- Configurable expander allowing up to 32 product terms per macrocell
- FastTrack continuous routing structure
- I /O registers with clock enable & output slew-rate controls on all I/O pins
- Programmable security bit
- 5-V ISP through built-in JTAG interface
- 3.3-V or 5-V I/O operation on all devices



MAX 9000A Family

Feature	EPM9320A	EPM9400	EPM9560A
Macrocells	320	400	560
Max. # FF	484	580	772
Packages	84 PLCC 208 RQFP 280 PGA 356 BGA	84 PLCC 208 RQFP 240 RQFP	208 RQFP 240 RQFP 304 RQFP 280 PGA 356 BGA

MAX 9000 Architecture



MAX 9000A Macrocell



MAX 9000A Logic Array Block



MAX 9000 FastTrack Interconnect



MAX 9000 I/O Cell



Peripheral Control Bus[12..0]: OE/ENA[4..0], OE5, OE6, OE7/CLR1, CLR0/ENA5, CLK[3..0]

MAX 9000 Device Programming

Program the device with external hardware

- Use Altera hardware programmer
 - MAX 9000 devices can be programmed on PCs with an Altera Logic Programmer card, the Master Programming Unit (MPU), and the appropriate device adapter
 - You can test the programmed device in Altera's software environment
- Use the universal programmer
 - Many programming hardware manufacturers provide programming support for Altera MAX 9000 devices

MAX 9000 ISP



MAX 9000 ISP

MAX 9000 ISP

- MAX 9000 devices can be programmed through 4-pin JTAG interface
 - By downloading the information via automatic test equipment, embedded processors, or Altera BitBlaster/ByteBlaster download cable

download cable

CPLD

- MAX 9000 internally generates 12.0-V programming voltage
- Refer to Altera's Application Brief & Application Note for details
 - AB141 : In-System Programmability in MAX 9000 Devices
 - AN039: JTAG Boundary-Scan Testing in Altera Devices

MAX Supports Jam STAPL for ISP

JEDEC-Approved Open Standard Small File Size Faster Programming Times Vendor-Independent Platform-Independent Supports Existing and Future Products http://www.jamisp.com

Embedded Programming using Jam Player

Generating Programming Signals from the Jam File



MAX Family Slew Rate Control

For designs without the above elements (or during prototype stages), the board may not be able to support the fast switching outputs of Altera devices

- Faster switching outputs cause higher transient currents in outputs as they discharge load capacitance
- These higher currents can cause ground bounce (ringing)

The magnitude of this ringing is V = L di/dt

- where L is the board inductance and di/dt is the rate of current
- For more information about ground bounce, see AN 75: High-Speed Board Designs (Data Book)



Programmable Speed/ Power Control

- MAX devices offer low-power OR high speed operation through the Turbo Bit logic option
- Power dissipation can be reduced by 50% or more
- This is controllable for the entire device OR on a macrocell by macrocell basis
 - The user can have a section of the design operating in high performance (Turbo Bit = on) and in the same device, other sections may be operating in low power (Turbo Bit = off)
 - MAX 7000 devices: macrocells running at low power (Turbo Bit = off) incur a delay t_{LPA} (8 ns for -5 speed grade) for the t_{LAD} , t_{LAC} , t_{IC} , t_{ACL} , t_{EN} , t_{SEXP} parameters
 - MAX 9000 devices: macrocells running at low power (Turbo Bit = off) incur a delay t_{LPA} for the LAB local array delay (t_{local})



FLEX 10K Devices

FLEX 10K Families



Features	EPF10K10 EPF10K10A	EFP10K20	EFP10K30 EPF10K30A	EFP10K40	EFP10K50 EPF10K50V	EFP10K70	EFP10K100 EPF10K100 <i>A</i>	EPF10K130V	EPF10K250A
Typical Gates	10,000	20,000	30,000	40,000	50,000	70,000	100,000	130,000	250,000
Logic Elements	576	1,152	1,728	2,304	2,880	3,744	4,992	6,656	12,160
RAM Bits	6.144	12,288	12,288	16,384	20,480	18,432	24,576	32,768	40,960
Registers	720	1,344	1,968	2,576	3,184	4,096	5,392	7,120	12,624
Max. User I/O	134	189	246	189	310	358	406	470	470

FLEX 10K Features

FLEX 10K/A main features...

- SRAM-based devices based on Altera's FLEX architecture
- Embedded programmable logic family
 - <u>Embedded array</u> for implementing RAMs & specialized logic functions
 - Logic array for general logic functions
- High density
 - 10,000 ~ 100,000 typical gates (logic & RAMs)
 - 720 ~ 5,392 registers
 - 6,144 ~ 24,576 RAM bits
- Flexible interconnect
 - FastTrack continuous routing structure
 - Dedicated carry chain & cascade chain
 - Up to 6 global clock & 4 global clear signals

FLEX 10K Features _ (2)

FLEX 10K main features... (continued)

- Powerful I/O pins
 - Individual tri-state control for each pin
 - Programmable output slew-rate control
 - Open-drain option on each I/O pin
 - Peripheral register
- System-level features
 - Supports in-circuit reconfiguration (ICR)
 - JTAG boundary-scan test circuitry
 - PCI-compliant -3 speed grade
 - 3.3-V or 5-V I/O pins on devices in PGA, BGA & 208-pin QFP packages
 - ClockLock & ClockBoost option_(for EPF10K100GC503-3DX device only)
- Flexible package options
 - Pin-compatibility with other FLEX 10K devices in the same packages

Altera 10KE Device



Flex10KE Family Member

Features	EPF10K30E	EPF10K50E	EPF10K100E	EPF10K130E	EPF10K200E
Typical Gates	30,000	50,000	100,000	130,000	200,000
Logic Elements	1,728	2,880	4,992	6,656	9,984
RAM Bits	24,576	40,960	49,152	65,536	98,304
Registers	1,968	3,184	5,392	7,120	10,448
Max. User I/O	246	310	406	470	470



What is the EAB?

What is the EAB?

- Larger block of RAM embedded into the PLD
- Can be preloaded with a pattern
- EAB size is flexible 256x8 / 512x4 / 1024x2 / 2048x1
- You can combine EABs to create larger blocks
- Using RAM does not impact logic capacity

EAB as logic

- EAB is preloadable at configuration time
- You can use EAB to create a large lookup table or ROM
- EAB is the same die size of 16 LEs, however, one EAB can perform complex functions requiring more than 16 LEs
 - Example: 4x4 Multiplier (40 LEs, 43MHz) vs. (1 EAB, 73MHz)

FLEX 10K/V/A EAB




FLEX 10K Logic Element



FLEX 10K Register Packing



FLEX 10K Logic Array Block



FLEX 10K FastTrack Interconnect



FLEX 10K I/O Element



ClockLock Feature

ClockLock: faster system performance

 ClockLock feature incorporates a phase-locked loop (PLL) with a balanced clock tree to minimize on-device clock delay & skew



ClockBoost Feature

ClockBoost: increased system bandwidth & reduced area

- ClockBoost feature provides clock multiplication, which increases clock frequencies by as much as 4 times the incoming clock rate
- You can distribute a low-speed clock on the PCB with ClockBoost
- ClockBoost allows designers to implement time-domain multiplexed applications. The same functionality is accomplished with fewer logic resources.

- Note:

(1) Up to now, only *EPF10K100-3DX* devices support ClockLock & ClockBoost features.

(2) All new FLEX 10KA devices will support ClockBoost option.

FLEX 10K Configuration

Configuration schemes & data source

- Refer to Altera's Application Notes for details
 - AN059: Configuring FLEX 10K Devices
 - AN039: JTAG Boundary-Scan Testing in Altera Devices

	Configuration Scheme	Data Source							
PS	(Passive Serial)	Altera's EPC1 configuration EPROM, BitBlaster or ByteBlaster download cable, serial data source							
PPS	PPS (Passive Parallel Synchronous)Intelligent host, parallel data source								
PPA (Passive Parallel Asynchronous) telligent host, parallel data source									
JTA	G	JTAG controller							

Configuration Application Notes, Data Sheets

Application Notes

- AN 33: Configuring FLEX 8000 Devices
- <u>AN 38</u>: Configuring Multiple FLEX 8000 Devices
- AN 87: Configuring FLEX 6000 Devices

Data Sheets

- BitBlaster Serial Download Cable
- ByteBlasterMV Parallel Port Download Cable
- Configuration Devices for FLEX Devices
- Altera Programming Hardware

Altera Architecture Evolution



FLEX 6000 Device Family

FLEX 6000 main features

- OptiFLEX[™] Architecture
- Gate Count from 10,000 to 24,000 Gates
- 5.0 V, 0.5 m, TLM, SRAM Process (FLEX6000A 3.3 V, 0.35 m)
- 125-MHz Performance (16-Bit Counter)
- PCI-Compliant
- Pin Migration
- One Output Enable per Pin
- MultiVolt[™] I/O
- High-Pin-Count TQFP, PQFP & BGA Packages

Pricing vs. Gate Arrays

Competitive with Gate Array Unit Cost

Benefits of Programmable Logic

- Faster to Market
- Low Risk
- No NRE
- No Re-Spin Cost
- Short Lead Times
- Low Inventory Cost



FLEX 6000 Provides Low-Cost Flexibility

Source: Dataquest/Altera Mid-1999 Price Projections

Appendix: FLEX 6000 Architecture





FLEX 6000 Family

Feature	EPF6010A	EPF6016	EPF6016A	EPF6024A
Process Geometry	0.35 μ	0.5 μ	0.35 μ	0.35 μ
Supply Voltage	3.3 V	5.0 V	3.3 V	3.3 V
Gate Count	5,000 -	8,000 -	8,000 -	12,000 -
Logic Elements	10,000	16,000	16,000	24,000
User I/O Pins (Max.	880	1,320	1,320	1,960
Package Options*	100	204	171	218
	100-Pin	144-Pin	100-Pin	144–Pin
	BGA*	TQFP	BGA*	TQFP
	100-Pin	208-Pin	100-Pin	208-Pin
	TQFP	PQFP	TQFP	PQFP
	144-Pin	240-Pin	144-Pin	240-Pin
	TQFP	PQFP	TQFP	PQFP
Availability	256-Pin	256-Pin BGA	208-Pin	256-Pin BGA
	BGA*		PQFP	<mark>256-pin</mark>
			256-Pin	BGA*
			BGA*	

FLEX 6000 Logic Element



Low Power/ MultiVolt[™] Design

Low-Power/MultiVolt Design

Providing 2.5-V Power Supply for FLEX 10KE
 Interfacing with Multi-Voltage Systems

2.5-V Power Advantage

0.25-µm Process Reduces Power by 54% Example

- 50-MHz Design Uses 821 mW in EPF10K30A Device
- Uses 379 mW in EPF10K30E Device

Benefits

- Smaller Power Supply
- Simpler Cooling System
- Less Heat Buildup

Designing for 2.5-V Power Supply

2.5-V Devices Becoming Common

• Memory, Microprocessors

What if FLEX 10KE Device Is Only 2.5-V Device?

Generate 2.5-V Supply from 3.3-V or 5.0-V Supply



Voltage Regulator Options

Use Voltage Regulator to Generate 2.5-V Supply

- Linear
- Switching

Selecting a Voltage Regulator
 Example: EPF10K200E Design

Linear Regulators

Advantages

- Component Count
- Cost
- Board Area
- No EMI Radiation
- Tight Voltage Regulation

Disadvantages

- Efficiency
- Power Dissipation





Switching Regulators

Advantages

- Efficiency
- Power Dissipation
- Wide Input-Voltage Range
- High-Current Capability

Disadvantages

- EMI
- More Complex
- Component Count
- Board Area
- Cost

EPF10K200E Design Example

Design Deguirement	Malua
	value
VCCIO Supply Level	3.3 V
VCCINT Supply Level	2.5 V
f _{MAX}	100 MHz
Output Pins	350
Utilization	100%
Supply Voltages Available on the	3.3 V, 5.0
	' V

- Calculated $I_{OUT} = 6.3 \text{ A}$
 - Linear Solution (LT1580CT)
 - Efficiency = 75%
- Switching Solution (LTC1649)
 - Efficiency \ge 90 %

Interfacing 2.5-V PLD to System

Most Systems Today Incorporate 5.0-V & 3.3-V Devices
 2.5-V FLEX 10KE Device Must Interface to System
 2.5-V I/O Standards Incompatible with LVTTL/LVCMOS

What's The Solution?

FLEX 10KE & Multi-Voltage Boards

FLEX 10KE Interfaces with Multiple Voltage Levels

- MultiVolt™ I/O Feature
- 2.5-V, 3.3-V, 5.0-V I/O
- 3.3-V PCI







Simulating Timing of MultiVolt I/O

Increasing V_{CCIO} Reduces Output Delay MAX+PLUS[®] II Accurately Models Timing Effect

Turn on MultiVolt™ I/O Setting when VCCIO Is Not Equal to VCCINT

FLEX 10K Global Project Device O	otions	×							
Project Name is: Untitled1.gdf									
Device Options	<u> </u>								
User-Supplied Start-Up Llock (LLKU	JSRJ								
Auto-Restart Configuration on Frame	Error								
I <u>Release Clears Before Tri-States</u>	Juli								
Enable Chip-Wide Reset (DEV_CLR	in)								
Enable Chip-Wide Output Enable (D	EV_OE)								
Enable INIT_DONE Output									
Enable LOC <u>K</u> Output		Reserved Resources							
MultiVolt 1/0		1/0 Pins: 0 %							
Use Low-Voltage Configuration EPR	ю <u>м</u>								
Configuration EPROM: AUTO	•	Logic C <u>e</u> lls: 0 % 🖨							
Dual-Purpose Configuration Pins		·							
Configuration Scheme: Passive Serial (can use C	onfiguration EPROM) 💌							
Pin: Reserve: Tri-State:	Pin:	Reserve: Tri-State:							
nWS, nRS, nCS, CS 🔲 🔲	RD <u>Y</u> nE	BUSY 🗖 🗖							
Data[17]									
Not Affected By Configuration Scheme:	R 🗖 🗖								
JTAG User Code: 7F (00 to 7F Hexadecimal)									

FLEX 10KE MultiVolt I/O Summary

Separate VCC Pins for Logic & I/O Pins

- Logic Driven by VCCINT
- I/O Pins Driven by VCCIO

Connect VCCINT to 2.5-V Supply
Connect VCCIO to 2.5-V or 3.3-V Supply

VOCINIT	VCCIO		Drives		Driven by		
VCCINT		2.5 V	3.3 V	5.0 V	2.5 V	3.3 V	5.0 V
2.5 V	3.3 V	Ok	Ok	Ok	Ok	Ok	Ok
2.5 V	2.5 V	Ok			Ok	Ok	Ok

Altera's Multivolt Offering

Device	Technology	VccINT	VcclO	Drives(TTL)		Driven by			
				2.5	3.3	5	2.5	3.3	5
FLEX6000	0.5	5	5			Y		Y	Y
			3.3		Y	Y		Y	Y
FLEX6000A	0.35	3.3	3.3		Y	Y	Y	Y	Y
			2.5	Y			Y	Y	Y
FLEX8000A	.6,.5	5	5	Y		Y			Y
	.6,.5	5	5			Y		Y	Y
			3.3		Y	Y		Y	Y
EPF8282AV	.6,.5	3.3	3.3		Y	Y		Y	
FLEX10K	0.5	5	5			Y		Y	Y
			3.3		Y	Y	Y	Y	Y
FLEX10A	0.35	3.3	3.3		Y	Y	Y	Y	Y
			2.5	Y				Y	Y
EPF10KE	0.22	2.5	3.3		Y	Y	Y	Y	Y
			2.5	Y			Y	Y	Y

Device feature summary

					Open		Dedicated	
	3.3V	ISP	ICR	EAB	Drain	GCLK	Input	OE
FLEX10K(A)	Y		Y	Y	Y	2(+4)	4	ALL
FLEX8K	Y		Y			(+4)	4	10
FLEX6K(A)	Y		Y			(+4)	4	ALL
MAX9000		Y				2		8
MAX7000S	Y	Y			Y	2		6

Notes :

Multi-Volt ; PCI ; Slew slow rate ; JTAG-BST ==> All

Devices

- PLL = Phase Locked Loop (ClockBoost)
- ISP = In System Programmability
- ICR = In Circuit Reconfiguration
- OE = Output Enable

MAX+PLUS II Can ...(An Introduction) Operate in a self-contained environment



MAX+PLUS II Software Products

Fixed-Node Subscription Products

- Windows 95/98 and Windows NT Operating System, require hardware protection key for node identification
- FIXEDPC full featured MAX+PLUS II software with VHDL/Verilog

Floating-Node Subscription Products

- Licensed Using Windows NT and UNIX Servers
- **FLOATPC** for Windows 95/98 and Windows NT clients only.
- FLOATNET for Windows 95/98/NT and UNIX clients.

MAX+PLUS II BASELINE Software

• entry-level version of the MAX+PLUS II software which is free of charge.
MAX+plus II

Supported Platforms*

- PC
- UNIX Platform
 - Sun SPARCstation
 - HP 9000 Series 700/800 workstation
 - IBM RISC System /6000 workstation

*Please read the *READ.ME* file with every release of MAX+plus II

Network licensing supported on both PC and Unix

Design Flow & Altera Tools

FPGA/CPLD Design Flow

- Design Ideas
- Detailed Design
- Functional Simulation
- Synthesis & Implementation
- Timing Simulation
- Device Programming

Altera MAX+PLUS II Development Software

- Design Entry
- Project Processing
- Project Verification
- Device Programming

FPGA/CPLD Design Flow



Design Ideas



What are the main design considerations?

- Design feasibility?
- Design spec?
- Cost?
- FPGA/CPLD or ASIC?
- Which FPGA/CPLD vendor?
- Which device family?
- Development time?

Detailed Design

Choose the design entry method

- Schematic
 - Gate level design
 - Intuitive & easy to debug
- HDL (Hardware Description Language), e.g. Verilog & VHDL
 - Descriptive & portable
 - Easy to modify
- Mixed HDL & schematic

Manage the design hierarchy

- Design partitioning
 - Chip partitioning
 - Logic partitioning
- Use vendor-supplied libraries or parameterized libraries to reduce design time
- Create & manage user-created libraries (circuits)

Functional Simulation

Preparation for simulation

- Generate simulation patterns
 - Waveform entry
 - HDL testbench
- Generate simulation netlist

Functional simulation

• To verify the functionality of your design only

Simulation results

- Waveform display
- Text output

Challenge

Sufficient & efficient test patterns

Design Implementation

Implementation flow

- Netlist merging, flattening, data base building
- Design rule checking
- Logic optimization
- Block mapping & placement
- Net routing
- Configuration bitstream generation

Implementation results

- Design error or warnings
- Device utilization
- Timing reports

Challenge

• How to reach high performance & high utilization implementation?



Timing Analysis & Simulation

Timing analysis

- Timing analysis is static, i.e., independent of input & output patterns
- To examine the timing constraints
- To show the detailed timing paths
- Can find the critical path

Timing simulation

• To verify both the functionality & timing of the design



Device Programming

Choose the appropriate configuration scheme⁴

- SRAM-based FPGA/CPLD devices
 - Downloading the bitstream via a download cable
 - Programming onto a non-volatile memory device & attaching it on the circuit board
- OTP, EPROM, EEPROM or Flash-based FPGA/CPLD devices
 - Using hardware programmer
 - ISP

Finish the board design

Program the device

Challenge

- Board design
- System considerations

Altera Design Flow

Operate seamlessly with other EDA tools



MAX+PLUS II

Altera's Fully-Integrated Development System



Design Entry

MAX+PLUS II design entry tools

- Graphic Editor & Symbol Editor
 - For schematic designs
- Text Editor
 - For AHDL and VHDL designs
 - However, VHDL is not covered by this course
- Waveform Editor
- Floorplan Editor
- Hierarchy Display

MAX+PLUS II Design Entry



Project Processing

MAX+PLUS II tools for project processing (implementation)

- MAX+PLUS II Compiler
- MAX+PLUS II Floorplan Editor
 - For pin, logic cell location assignments
- Message Processor
 - For error detection & location

MAX+PLUS II Project Processing



Project Verification

MAX+PLUS II tools for project verification

- MAX+PLUS II Simulator
- MAX+PLUS II Waveform Editor
- MAX+PLUS II Timing Analyzer

MAX+PLUS II Project Verification

() M	AX+plus II - d:\altera80\max2work\tutorial\chiptrip					_ 🗆 ×
MAX	+plus II <u>File Edit View N</u> ode <u>Assign U</u> tilities	<u>Options W</u> indow <u>H</u> elp				
	2 8 5 1 1 1 1 1 1 1 1	5 <u>82</u> 2 (12)			既民の	
	🚵 Timing Analyzer					
A	Registered Performa	nce				
	Clock: clock (10 paths)					
	Source: auto_max:1 q0.Q Destination: ltick_cnt:10 8count:8 f8count:sub :5.	📸 chiptrip.scf - Waveform Ed Ref: 650.0ns	itor	Time: 0.0ns	Interva	I: -650.
F	80					650.0ns —
Õ	40 120	Name:	Valu	250.0ns	500.0ns	750.0n:
Ĩ	0 160	🗩 reset	T o T			
	Clock period: 26.2ns Frequency: 38.16MHz	🗩 enable	1			
		🗩 dir1				
X		💼 🗕 dir0	0			
Z	0 50	🗩 clock	1 _			
5		💼 – accel	0			
X	<u>S</u> tart Stop List	🖃 at_altera	1			
XC		🐨 ticket[30]	Н2	0		2
XG		me_cnt:4 count[70]	н об 🕘	01 02 03 04	05 (06	07)-
		Imax:1 street_map	altera 🕘	(mpld) gdf	Cnf (a	ltera
		Ispeed_ch:2 speed	legal 🕘	warning		egal
						-
		•				

Device Programming

MAX+PLUS tool for device programming

MAX+PLUS II Programmer

MAX+p	plus II - d.\altera80\max	2work\tutorial\chiptrip	u Holp				_ 🗆 X
	Programmer Examine Program Verify Examine	Program Se File: c Device: EPF82{	Input Files Input Files File Name: [Add Selected File d:\altera80\r	ning Files chiptrip.sof <u>D</u> elete s: nax2work\tut	Addr <u>e</u> ss: 00000 orial\chiptrip.sof	Cou <u>n</u> t © Up © Down	
	<u>B</u> lank-Check <u>C</u> onfigure	Checksum: (Do <u>wn</u>	
	Test	50	Out <u>p</u> ut File — File Name:	chiptrip.hex			
	Stop	Ope <u>n</u> SC	File Format: .hex (Single-Device) EPROM: EPC1PC8 Use Low-Voltage EPROM				
			Directory is: d:	\altera80\ma	ax2work\tutorial		
			<u>Files: *.hex</u> chiptrip.hex		Directories: altera80 max2work totorial Drives: d:	Show Only Project File: <u>OK</u> <u>Cancel</u>	s
For Heli	p on this dialog bo:	x, press F1					
1 01 101	p and an analog box						

MAX+PLUS II Features

MAX+PLUS II, Altera's fully integrated design environment

- Schematic, text (AHDL), waveform design entry & hierarchy display
- Floorplan editing
- DRC, logic synthesis & fitting, timing-driven compilation
- Multi-device partitioning
- Automatic error location
- Functional simulation, timing simulation, and multi-device simulation
- Timing analysis
- Programming file generation & device programming
- EDA interface : industry-standard library support, EDA design entry & output formats (EDIF, Verilog & VHDL)
- On-line help

Getting Started

- System Requirements
- Installing MAX+PLUS II
- Starting MAX+PLUS II
- Entering Authorization Codes
- MAX+PLUS II Manager Window
- MAX+PLUS II Project
- Hierarchy Display

System Requirements

The minimum system requirements

- Pentium- or 486-based PC
- Microsoft Windows NT 3.51 or 4.0, Windows 95, or Windows version 3.1x with Win32s support
- Microsoft Windows-compatible graphics card & monitor
- Microsoft Window-compatible 2- or 3-button mouse
- CD-ROM drive
- Parallel port

Memory & disk space requirement

- Go to the read.me file for specific information about disk space & memory requirements in the current version of MAX+PLUS II
 - At least 64MB physical RAM is recommended
 - Memory requirement depends on the selected device and the design complexity

Installing MAX+PLUS II

To install MAX+PLUS II from CD-ROM

 Insert MAX+PLUS II CD-ROM into the CD-ROM drive. The installation program is located at:

<CD-ROM drive>:\pc\maxplus2\install.exe

- Follow the directions provided on-screen
- Window 3.1x users:
 - Installation program will install Win32s files if they are not already present

Additional Windows NT installation steps

- You must install Sentinel driver after running the install program
 - To detect the key-pro
- (Optional) ByteBlaster and Altera LP6 Logic Programmer Card drivers
 - Required only for ByteBlaster or LP6 users

Starting MAX+PLUS II

• To start MAX+PLUS II...

Double click on the MAX+PLUS II icon



Entering the Authorization Code

When starting MAX+PLUS II for the first time

Options -> license setup

- You must enter an authorization code obtained from CIC
- You can use all most MAX+PLUS II features after enter the correct auth-code

License Setup	×	License Setup	×
License File or Server Name	<u>B</u> rowse	License File or Server Name	<u>B</u> rowse
Licensed Features:	Unlicensed Features:	Licensed Features:	Unlicensed Features:
Hierarchy Display Message Processor Text Editor Floorplan Editor Compiler Programmer SVF/JAM Output	Graphic Editor Symbol Editor Waveform Editor Functional Simulation Timing Simulation Timing Analyzer BASELINE Devices	Hierarchy Display Message Processor Text Editor 035 of 035 Graphic Editor 035 of 035 Symbol Editor Floorplan Editor 035 of 035 Waveform Editor	Licensed AMPP/MegaCore Functions:
Register	System Info <u>D</u> K <u>C</u> ancel	Register	System Info <u>D</u> K <u>C</u> ancel

MAX+PLUS II Operating Environment Project Directory MAX+PLUS II Manager Toolbar provides shortcuts for and commonly used functions Project name Start-up window MAX+plus II Manager - c:\///ax2work\chiptrip\chiptrip - 🗆 🗙 MAX+plus II File Assign Options Help Hierarchy Display N? 🔼 🖻 🖻 🖉 🎜 🖹 🚊 📜 🖪 🗐 😫 Graphic Editor Symbol Editor Text Editor Waveform Editor Eloorplan Editor Compiler Simulator Timing Analyzer MAX+PLUS II menu Programmer Help menu gives you access to all Message Processor gives you MAX+PLUS II access to functions on-line MAX+plus help Opens an untitled Message Processor window or brings an open window to the foreground Status bar provides a brief description of selected menu command and toolbar button

MAX+PLUS II Menu



File Menu



Assign Menu



Options Menu



Help Menu



MAX+PLUS II Help Contents

On-line help

- All of the information necessary to enter, compile, and verify a design and to program an Altera device is available in MAX+PLUS II Help
- Help also provides introductions to all MAX+PLUS II applications, design guidelines, pin and logic cell numbers for each Altera device package



MAX+PLUS II Design Methodology



Design Entry Process

Project Setup/Management

Multiple design entry methods

- MAX+PLUS II
 - Graphic design entry
 - Text design entry
 - AHDL, VHDL, Verilog
 - Waveform design entry
- 3rd party EDA tools
 - EDIF, OrCAD schematics
- Add flexibility and optimization to the Design entry process by:
 - mixing and matching design files
 - using LPM and Megafunctions to accelerate design entry

Project Setup/Management

What is a Project?

- A design file
- A project is:
 - checked for design entry errors
 - compiled
 - simulated (functional or with timing)
 - analyzed for timing
 - used to generate programming file

Projects can be archived

To specify a project

Menu: File -> Project -> Name... (To specify an existing or new design file) Menu: File -> Project -> Set Project to Current File (To specify the current design file)

Set Up A New Project

Every design must have a project name
 Project name must match design file name




Hierarchy Display

MAX+PLUS II Hierarchy Display

- The Hierarchy Display shows a hierarchy tree that represents the current hierarchy and allows you to open and close files in the hierarchy
- The hierarchy tree branches show a filename and file icon for each subdesign in the hierarchy, and it also shows ancillary files associated with the current hierarchy.
- To get a better perspective on your project, you can zoom in and out to different display scales or switch between vertical or horizontal orientation
- To invoke Hierarchy Display

Menu: MAX+PLUS II -> Hierarchy Display



Hierarchy Display Window



Graphic Design Entry

MAX+PLUS II Graphic Editor & Symbol Editor

Basic Knowledge

- Naming Rules
- User Libraries & System Libraries
- Creating Graphic Design Files
- Examples

Graphic Design Entry Process

Add resource libraries to search list as needed Draw schematic

- Enter design components (symbols)
- Connect components with net (wires)
- Add labels to key nets signal
 - Must label all busses, primary inputs,outputs,bidir

Note: MAX+PLUS II DOES NOT AUTO SAVE

Save and check the design

- The file extension is .gdf
- Correct any errors with the aid of Message Processor

Create symbol or include file for sub-design

Resource Libraries

prim (Altera primitives)

Basic logic building blocks

mf (Macrofunction)

• 7400 family logic

mega_lpm (LPMs)

- Library of Parameterized Modules (LPMs)
- Megafunctions are high level function module
 - busmux, ram elements, fifo's, etc...

Value added Libraries

MegaCores IP models you can try before purchase (download from www.altera.com)

- UARTs, FFT, PCI etc...

AMPP (Altera Megafunction Partners Program)

• Partners providing PCI, DSP, µControllers, etc...

Note: For the latest information on MegaCores or Megafunctions, refer to Altera's web site www.altera.com

Add User Resource Libraries

Access user created libraries

• Add user library directories

Libraries

 Set priorities 	💔 MAX+plus II - c:\max2	work\tutorial\filter					
	<u>M</u> AX+plus II <u>F</u> ile <u>E</u> dit <u>V</u> ie	ew <u>S</u> ymbol <u>A</u> ssign <u>U</u> tilities	Options Window	<u>H</u> elp			
		🗈 🖂 💦 🖾	<u>F</u> ont				
	Intitled4 - Gran	hic Editor					
Select the library			Line Style				
	A		 <u>R</u>ubberbanding 	l			
directory			 Show Parameters 				
then click on Add	Ilser Libraries		Cham Dashar				
				ations/Chips			
\mathbf{X}	Directory <u>N</u> ame: C:\max2work	Achiptrip	<u>0</u> K	: Timing Requirements			
\mathbf{X}	Directory is: c:\max2work\chi	nine	Consel	itions			
\mathbf{X}		hub	Lancel	Ltrl+Shift+M			
Library search	Directories:	Dri <u>v</u> es:		es Ctrl+Shift+G			
	C:\	🖃 C: 🗾 🔹	<u>A</u> dd	ing			
priority can be	ehiptrip						
changed.			<u>D</u> elete				
				ode			
The Project	Evisting Directories (prioritizer	 n.					
directory bee the	c:\max2work\chintrip	4	Priority —	/ Nresult[]			
directory has the	c:\max2work\edif		Up				
highest priority,	c:\max2work\ahdl						
followed by the	C. WIGAZ WORK WING		Do <u>w</u> n	ctions, Symbol Files, and/or			
User Libraries, then	▲	Þ					
by the Altera							
by the Altera							

Open New File & Enter Symbols Open a new .gdf file in Graphic Editor Double click in Graphic file to enter symbol - 0 × MAX+plus II - c:\atest\filter Utilities View Symbol Assign MAX+plus II File Edit Options Window Help Open new file 😼 Untitled1 - Graphic Editor Enter Symbol Symbol <u>N</u>ame: 📑 MegaWizard Plug-In Manager... Double click in Type in symbol Symbol Libraries: **Graphic Editor** c:\altera_trn\mplus name or click on c:\maxplus2\max2lib\prim c:\maxplus2\max2lib\mf symbol name c:\maxplus2\max2lib\mega_lpm c:\maxplus2\max2lib\edif Symbol libraries Directory is: c:\altera_trn\mplus Symbol Files: Directories: Symbols in the acc 👝 c:\ hyalues 🕞 altera_trn state m selected library 🞥 mplus taps Drives Ŧ **c**: OK Cancel

Graphic Editor Window



Making Connections

Wire

Single bit line

Bus

Multi-bit line •

Signal name

- Matching name
- Attached to wire •

tool



Graphic Editor Options

Font, Text Size

Text Control

Line Style

Select Wire or Bus

Display Assignments

• Turns display on or off

Guideline Control

Controls grid lines

Rubber-banding

• Wires move with symbols





Generate Symbols and Include Files

Create symbol for higher-level schematic capture
 Create include file for AHDL or Verilog function prototype



Symbol Editor

Symbols can be modified with the Symbol Editor



Pin/Node Naming

Pin/node name

• A pin name is enclosed within a pin primitive symbol; a node name is a text block that is associated with a node line (wire).

Pin/node naming rules

- It can contain up to 32 name characters
- It may not contain blank spaces. Leading or trailing spaces are ignored.
- It must be unique, i.e., no two pins may have the same name in the same design file at the same hierarchy level.
- Any node that is connected to a bus line must be named
- Node names that are bits of a dual-range bus must be expressed in the format <name>[<width>][<size>] or <name><width>_<size>. If you name a single node in this format, it will be interpreted as part of a dual-range bus if another single-range or dual-range bus in the file uses the same <name>.

Bus Naming

Single-range bus name

- Example: D[3..0] = D3,D2,D1,D0
- The bus identifier can contain up to 32 name characters; the bus width can contain a maximum of 256 bits. The bus width is a string that defines the number of bits (i.e., nodes) in a bus and uses the form [<MSB>..<LSB>]. The name of a single node within the bus can be specified with the identifier followed by the bit number, either with or without brackets.

Dual-range bus name

- Example: D[3..0][1..0] = D3_1,D3_0,D2_1,D2_0,D1_1,D1_0
- A dual-range bus name uses two bracket-enclosed ranges []: the bus width and the bus size. Bus widths and sizes can together define a maximum of 256 bits.

Sequential bus name

- Example: A[31..0],B,C[3..0]
- A sequential bus name consists of a series of node names and/or bus names, separated by commas (,). The first node or bus bit in the series is the MSB, the last node in the series is the LSB.

Using Buffer Primitives _ (1)

Buffer primitives

- Including: CARRY, CASCADE, EXP, GLOBAL, LCELL, OPNDRN, SOFT, TRI
- All buffer primitives except TRI and OPNDRN allow you to control the logic synthesis process. In most circumstances, you do not need to use these buffers.

• GLOBAL primitive

- To indicate that a signal must use a global clock, clear, preset or output enable signal, instead of signals generated with internal logic or driven by ordinary I/O pins
- A NOT gate may be inserted between the input pin and GLOBAL

TRI primitive

• A active-high tri-state buffer

OPNDRN primitive

- An open-drain buffer, equivalent to a TRI primitive whose output enable input is fed by an signal, but whose primary input is fed by a GND primitive
- Only supported for the FLEX 10K and MAX 7000S device families

Using Buffer Primitives _ (2)

LCELL primitive

- The LCELL buffer allocates a logic cell for the project/ An LCELL buffer always consumes one logic cell. It's not removed from a project during logic synthesis.
- Although LCELL primitives can be used to create an intentional delay or asynchronous pulse
 - However, race conditions can occur and create an unreliable circuit because the delay of these elements varies with temperature, power supply voltage and device fabrication process

SOFT primitive

- The SOFT buffer specifies that a logic cell may be needed in the project
- During project processing, MAX+PLUS II Compiler examines the logic feeding the primitive and determines whether a logic cell is needed. If it's needed, the SOFT buffer is converted into an LCELL; if not, the SOFT buffer is removed

More on LPM Libraries

Library of Parameterized Modules

- Standard Library of basic and functional elements
- Based on EDIF standard

Advantage of LPMs

- Portability of design
- Architecture independence

MAX+PLUS II and LPMs

- LPM can be used in graphical design and HDL designs
- LPM can be customized via the Megawizard feature

Standard LPM without Megawizard





Accessing the MegaWizard

🏀 MAX+plus	s II Manager - c:\altera	_trn\mplus\filtre	
<u>M</u> AX+plus II	<u>File Assign Options H</u> e	elp	
	Project	•	
	<u>N</u> ew <u>O</u> pen Delete File	Ctrl+O	Select Mega\Wizard Plug-In Manager
	Hierarchy Project <u>T</u> op	Ctrl+T	
	MegaWizard Plug-In Man	nager	
	E <u>x</u> it MAX+plue_U	Abiea	
		The MegaWizard Plu contain custom varia Which action do you Cifeate a new cu Cifeate a new cu Cifeate a new cu Cifeate a new cu	ug-In Manager helps you create or modify design files that ations of megafunctions. u want to perform? <u>stom megafunction variation</u> custom megafunction variation era Corporation 1988-1998. All rights reserved.
			Cancel < Back Next > Finish

New vs Existing Megafunction

Choose between a new custom megafunction variation or an existing megafunction variation



Available Megafunctions & Output File



Customizing the Megafunction

MegaWizard Plug-In Manager - LPM_MUX [page 3 of 4]								
tap_mux	How many 'data' inputs do you want? How wide should the 'data' input and the 'result' output buses be? I bits							
<u>data3_[70]</u> data2_[70] <u>data1_[70]</u> <u>data0_[70]</u> [sel[10]	 Do you want to pipeline the multiplexer? No Yes, I want an output latency of Clock cycles Create an asynchronous Clear input 							
	Cancel < Back Next > Finish							

Files generated by the MegaWizard



Entering Customized Megafunction

	MAX+plus II - c:\atest\filter MAX+plus II File Edit View Symbol	Assign Utilities Options Windo	
Double click in Graphic Editor	Image: Second state	Enter Symbol Symbol Name: C:/altera_t MegaW Symbol Libraries: c:\altera_trn\mplus c:\maxplus2\max2lib\prim c:\maxplus2\max2lib\mf c:\maxplus2\max2lib\meg c:\maxplus2\max2lib\meg c:\maxplus2\max2lib\edif Directory is: c:\altera_trn Symbol <u>F</u> iles: acc hvalues state_m	a_lpm Amplus Directories: Directories: main c:\ main c:
Customized megafu the same way as otl the Enter symbol wi	Inction appears her symbols in ndow	<u>O</u> K	Dri <u>v</u> es C:



How to Use System Functions?

To get help...

 You can find the detailed description for each primitive, macrofunction, and megafunction in MAX+PLUS II on-line help

ſ	🤣 MAX+plus II Version 8.0 Help									
	檔案(E) 編輯(E) 書籤(M) 選項(O)	說明(田) HEI(P) diassamu								
	Max+PLUSII	ns/LPM								
	MAX+PLUS II offers a variety of megafunctions, including LPM functions and other parameterized. functions. Megafunctions are listed here by function.									
	Gates <u>lpm and</u> <u>lpm bustri</u> <u>lpm clshift</u> <u>lpm decode</u> <u>busmux</u>	lpm inv lpm mux lpm or lpm xor mux								
	Arithmetic Components <u>lpm abs</u> <u>lpm add sub</u> <u>lpm compare</u>	<u>lpm counter</u> <u>lpm mult</u>								
	Storage Components <u>csfifo</u> <u>csdpram</u> <u>lpm ff</u> <u>lpm latch</u> <u>lpm shiftreg</u>	<u>lpm ram dq</u> <u>lpm ram io</u> <u>lpm rom</u> <u>lpm dff</u> (for backward compatibility only) <u>lpm tff</u> (for backward compatibility only)								
	Other Functions <u>clklock</u> <u>ntsc</u>	pll								
	MegaCore Functions <u>a16450</u> <u>a6402</u> <u>a6850</u> <u>a8237</u> <u>a8251</u>	a8255 fft rgb2ycrcb ycrcb2rgb								
L										

Entering Symbols

Enter Symbol	×
Symbol <u>N</u> ame: d:\altera80	\maxplus2\max2lib\prim*
Symbol Libraries:	
d:\altera8U\max2work\tuto	orial 2libborim
d:\altera80\maxplus2\max	2lib\mf
d:\altera80\maxplus2\max	2lib\mega_lpm
d:\altera80\maxplus2\max	2lib\edif
Directory is: d:\altera80\m	ax2work\tutorial
Symbol <u>F</u> iles:	<u>D</u> irectories:
and12	🗁 d:\
and2	🕞 altera80
and 3	🗁 maxplus2
and4	🗁 max2lib
and8	📂 prim
band12	
band2	Drives
band4	DIIAes
band6 💌	🖃 d: 💽
<u>0</u> K	<u>C</u> ancel

Enter a symbol

Menu: Symbol -> Enter Symbol ...

(or by double clicking on the empty workspace)

Move/cut/copy/paste symbols

- You can move, cut, copy or paste symbols in the same way as you did in another Windows-based software
 - Move: click & drag (mouse)
 - Cut: Ctrl-X
 - Copy: Ctrl-C or Ctrl-Click & drag
 - Paste: Ctrl-V
 - Undo: Ctrl-Z

Commands regarding the symbol

• Just click the right mouse button on the symbol

Entering I/O Symbol

I/O symbols

- Input pin/port: enter a <u>INPUT</u> symbol
- Output pin/port: enter a <u>OUTPUT</u> symbol
- Bidirectional pin/port: enter a **BIDIR** symbol

Name the I/O pins/ports

• Double click on the "PIN_NAME" field of the I/O symbol

Pin default value

- The values assigned to unconnected INPUT and BIDIR primitives when the symbol that represents the current GDF file is used in a higher-level design file
- Default is VCC
- Double click on the "vcc" field to set the default value





PIN NAME

Save & Check the Design

Save & check the design file with .gdf extension
 Correct any errors with the aid of Message Processor

	💔 MAX	K+plus II	- c:\ma	ax2wor	k\tut	orial\filte							IX
	<u>M</u> AX+p	olus II [<u>F</u> i	e <u>E</u> dit	⊻iew	Symb	iol <u>A</u> ssign	<u>U</u> tilities	<u>O</u> ptions	<u>W</u> indow	<u>H</u> elp			
		2 🗌	Project				•	<u>N</u> ame			Ctrl+J		ត្រ
			New					S <u>e</u> t Proje	ct to Currer	nt File	Ctrl+Shif	t+J	Ë1
	k	10	0pen			Ctrl+	-0	Save & C	hec <u>k</u>		Ctrl+K		Ě
	A		Delete	File				Save & C	ompile		Ctrl+L		
		cll	Retriev	e	5	ave As					×	+L	ŀ_II
			<u>C</u> lose			File <u>N</u> ame	filter.g	df				+K	
		7.01	<u>S</u> ave			Directory	is: c:\ma	x2work\	tutorial				
	l d l'		<u>Save A</u>	S		Files [.]	* adf	г Г)irectorie	e-			1
Design File		3.0	Into		Í	acc.gdf	.gai	Ē	<u>β</u> c:\	•.			ł II
Name			Si <u>z</u> e			2			👝 maxź	work			
Name	Q		Create	<u>D</u> efault	Syn				🔭 tuto	rial			
	E	-	Edit Sy	mbol									
Project			Create	Default	Incį								
Directory		4.0	<u>P</u> rint									<u> </u>	-
Birootory			P <u>r</u> int Se	etup				I	Dri <u>v</u> es:				
	*	<u>न</u> ्	<u>H</u> ierarc	hy					c :		•	•	리
	Save	es all	E <u>x</u> it MA	X+plus	11	<u>A</u> utomatic	: Extensio	on: [.gdf 💽			other	bas
							<u>o</u> k		<u> </u>	ancel			

Message Processor

Lists all Info, Warning and Error messages

- Info messages are general information
- Warning messages are possible problems
- Error messages indicate Compiler is unable to complete compilation process
- Provides help on the messages
 - Locates source of message in design file



Example: Multiplier

Design a multiplier with LPM_MULT

- The easiest way to create a multiplier is to use the LPM_MULT function
 - Can be unsigned or signed
 - Can be pipelined
 - Also can create a MAC(Multiplier-Accumulator) circuit



Example: Multiplexer

• Design a multiplexer with LPM_MUX

- Use WIRE primitive to rename a bus or node
- LPM_MUX data input is a dual range bus


Example: RAM

Design RAM circuit with LPM

- Use LPM_RAM_IO to design RAM with a single input & output port
- Use LPM_RAM_DQ to design RAM with separate input & output ports



Example: Sequencer

• Design a sequencer with LPM_COUNTER & LPM_ROM

- ROM data is specified in a Memory Initialization File (.mif) or a Intel-Hex File (.hex)
- This example only sequences through 19 states so the modulus of lpm_counter is set to 19. It uses a small section of an EAB (19 out of 256-address locations)



Example: Bidirectional Pin

Use TRI & BIDIR pin symbol

 If the TRI symbol feeds to a output or bidirectional pin, it will be implemented as tristate buffer in the I/O cell



Example: Tri-State Buses _ (1)

Tri-state emulation

- Altera devices do not have internal tri-state buses
- MAX+PLUS II can *emulate* tri-state buses by using multiplexers and by routing the bidirectional line outside of the device and then back in through another pin



MAX+PLUS II will automatically convert it into a multiplexer. If the tri-state buffers feed a pin, a tri-state buffer will be available after the multiplexer.

Example: Tri-State Buses _ (2)

Tri-state buses for bidirectional communication

- When tri-state buses are used to multiplex signals, MAX+PLUS II will convert the logic to a combinatorial multiplexer
- When tri-state buses are used for bidirectional communication, you can rout this bidirectional line outside of the device, which uses the tri-states present at the I/O pins, or you can convert the tri-state bus into a multiplexer





Text Design Entry

Set up a new project

• Same as Graphic Design Entry

Enter text description

- AHDL
- VHDL
- Verilog

Save & check the design

- Similar to Graphic Design Entry
- The file extension is .tdf, .vhd, .v

AHDL

- Altera Hardware Description Language
- High-level hardware behavior description language
- Uses Boolean equations, arithmetic operators, truth tables, conditional statements, etc.
- Especially well-suited for large or complex state machines
- Text Editor has AHDL Template and Syntax Color
- Refer to the Appendix for more info on AHDL

VHDL

- VHSIC Hardware Description Language
- 1987 and 1993 IEEE 1074 standard
- High-level hardware behavior description language
- Especially well-suited for large or complex designs
- Text Editor has VHDL Template and Syntax Color

Verilog

- Hardware Description Language
- 1993 Verilog IEEE 1364 standard
- High-level hardware behavior description language
- Especially well-suited for large or complex designs
- Text Editor has Verilog Template and Syntax Color

AHDL Design Entry

- What's AHDL
- AHDL Structure
- AHDL Syntax
- MAX+PLUS II Text Editor
- Creating AHDL design files
- Examples

What's AHDL?

♦ AHDL: Altera Hardware Description Language

- To create MAX+PLUS II text design file (*.tdf)
- High-level, modular hardware description language
- Completely integrated into the MAX+PLUS II system
- Especially well suited for...
 - Complex combinational logic
 - Group operations
 - State machines
 - Truth tables
 - Parameterized logic
- Easy to learn & debug under MAX+PLUS II system

AHDL Example _ (1)

SUBDESIGN 7segment (i[3..0] : INPUT; a, b, c, d, e, f, q : OUTPUT;) 응 -a-0 1 2 3 응 % **f**∣ |b 4 5 6 7 응 89Ab 읒 응 -g-% e| |C CdEF 응 응 응 -d-BEGIN TABLE i[3..0] => a, b, c, d, e, f, g; \Rightarrow 1, 1, 1, 1, 1, 1; 0; н"О" \Rightarrow 0, 1, 1, 0, 0, 0; H"1" H"2" => 1, 1, 0, 1, 1, 0, 1; H"3" => 1, 1, 1, 1, 0, 0, 1; \Rightarrow 0, 1, 1, 0, 0, 1, 1; н"4" \Rightarrow 1, 0, 1, 1, 0, 1, 1; н"5" \Rightarrow 1, 0, 1, 1, 1, 1; H"6" => 1, 1, 1, 0, 0, 0; H"7" H"8" \Rightarrow 1, 1, 1, 1, 1, 1; => 1, 1, 1, 1, 0, 1, 1; н"9" 1, 1, 1, 0, 1, 1, 1; H"A" => \Rightarrow 0, 0, 1, 1, 1, 1; H"B" => 1, 0, 0, 1, 1, 1, 0; H"C" \Rightarrow 0, 1, 1, 1, 1, 0, 1; H"D" => 1, 0, 0, 1, 1, 1; H"E" => 1, 0, 0, 0, 1, 1, 1; H"F" END TABLE;

END;

AHDL Example _{- (2)}

```
SUBDESIGN stepper
( clk, reset : INPUT;
    ccw, cw : INPUT;
    phase[3..0] : OUTPUT;)
VARIABLE
ss: MACHINE OF BITS (phase[3..0])
    WITH STATES ( s0 = B"0001",
        s1 = B"0010",
        s2 = B"0100",
        s3 = B"1000");
```

BEGIN

ss.clk = clk; ss.reset = reset;

TABLE

ss,	CCW,	CW,	=>	ss;
s0,	1,	x	=>	s3;
s0,	x,	1	=>	s1;
s1,	1,	x	=>	s0;
s1,	x,	1	=>	s2;
s2,	1,	x	=>	s1;
s2,	x,	1	=>	s3;
s3,	1,	x	=>	s2;
s3,	x,	1	=>	s0;

END TABLE;

END;

AHDL Structure _ (1)

Title statement (optional)

Comments for the report file generated by MAX+PLUS II Compiler

Include statement (optional)

• To specify an include file

Constant statement (optional)

• To specify a symbolic name that can be substituted for a constant

Define statement (optional)

 To define an evaluated function, which is a mathematical function that returns a value that is based on optional arguments

Parameters statement (optional)

• To declare one or more parameters that control the implementation of a parameterized megafunction or macrofunction

AHDL Structure _ (2)

Function prototype statement (optional)

- To declare the ports of a logic function and the order in which those ports must be declared in an in-line reference
- In parameterized functions, it also declares the parameters of the function

Options statement (optional)

• To set the default bit-ordering for the file

Assert statement (optional)

• To allow you to test the validity of an arbitrary expression

Subdesign section (required)

• To declare the input, output, and bidirectional ports of the design file

AHDL Structure _ (3)

Variable statement (optional)

- To declare variables that represent and hold internal information
 - Instance declaration
 - Node declaration
 - Register declaration
 - State machine declaration
 - Machine alias declaration
 - If-Generate statement

AHDL Structure _ (4)

Logic section (required)

- To define the logical operations of the file
 - Defaults statement
 - Assert statement
 - Boolean equations
 - Boolean control equations
 - Case statement
 - If-Generate statement
 - If-Then statement
 - Truth table statement
 - In-line logic function reference

AHDL Basic Elements _ (1)

Numbers in AHDL

- Default is to use decimal numbers
- Binary number syntax: **B**"<series of 0's, 1's, X's>" (where X = "don't care")
- Octal number syntax: o"<series of digits 0 to 7>" or or or or or ot digits 0 to 7>" •
- Hex number syntax: H"<series of digits 0 to F>" or x"<series of digits 0 to F>"

Group

- (a, b, c) Sequential group:
- Dual-range group: •
- Entire range group:
- Single-range group: a[4..1] = (a4, a3, a2, a1) $d[2..0][1..0] = (d2_1, d2_0, d1_1, d1_0, d0_1, d0_0)$ a[], d[][]

AHDL Basic Elements _ (2)

Arithmetic/Boolean operators & comparators

- +, -, ^(exponent), **MOD**, **DIV**, *****, **LOG2**
- ! (not), &(and), ! &(nand), #(or), ! #(nor), \$(xor), ! \$(xnor)
- ==, !=, >, >=, <, <=
- ? (ternary operator, e.g, (*a*<*b*) ? 3 : 4)

AHDL Basic Elements _ (3)

Primitives

- I/O primitives (ports)
 - INPUT, OUTPUT, BIDIR
- Logic primitives
 - AND, NAND, OR, NOR, XNOR, XOR, NOT
- Buffer primitives
 - CARRY, CASCADE, EXP, GLOBAL, LCELL, OPNDRN, TRI
- Flip-flop & latch primitives
 - LATCH, DFF, DFFE, JKFF, JKFFE, SRFF, SRFFE, TFF, TFFE
- VCC & GND primitives

AHDL Basic Elements _ (4)

Ports

- Ports of the current file
 - port types: INPUT, OUTPUT, BIDIR, MACHINE INPUT, MACHINE OUTPUT

Ports of instances:

- Commonly used primitive ports names:
 - .clk = clock input; .ena = latch/clock enable input;
 - . **reset** = reset input to a state machine (active-high)
 - .clrn = clear input (active-low); .prn = preset input (active-low);
 - .d, .j, .k, .s, .r, .t = data input of D-, JK-, SR, and T-type flip-flop;
 - . \mathbf{q} = output of a flip-flop or latch

Megafunctions/LPMs

- Old-style macrofunctions
- Parameters

AHDL Syntax - (1)

Title statement

- Documentary comments for the report file generated by the Compiler
- Example:

TITLE "Display Controller";

AHDL Syntax - (2)

Parameters statement

• To declare one or more parameters that control the implementation of a parameterized megafunction of macrofunction

• Example:

```
PARAMETERS
(
   FILENAME = "myfile.mif",
   WIDTH,
   AD_WIDTH = 8,
   NUMWORDS = 2^AD_WIDTH
);
```

AHDL Syntax - (3)

Include statement

- To import text from an include file (*.inc) into the current file
- Include files contains function prototype, define, parameters, or constant statements
- Compiler will search directories for include files in the following order:
 - Project directory
 - User libraries
 - Megafunctions/LPMs: \maxplus2\max2lib\mega_lpm
 - Macrofunctions: \maxplus2\max2inc
- Example:

```
INCLUDE "8fadd.inc";
```

** The content of "8fadd.inc" file is:

FUNCTION 8fadd (cin, a[8..1], b[8..1]) RETURNS (cout, sum[8..1]);

AHDL Syntax - (4)

Constant statement

- To substitute a meaningful symbolic name for a number or an arithmetic expression
- Example:

CONSTANT UPPER_LIMIT = 130; CONSTANT BAR = 1 + 2 DIV 3 + LOG2(256);

AHDL Syntax - (5)

Define statement

- To define an evaluated function, which is mathematical function that returns a value that is based on optional arguments
- Example:

```
DEFINE MAX(a,b) = (a > b) ? a : b;
SUBDESIGN
(
    dataa[MAX(WIDTH,0)..0]: INPUT;
    datab[MAX(WIDTH,0)..0]: OUTPUT;
)
BEGIN
    datab[]=dataa[];
END;
```

AHDL Syntax - (6)

Function prototype statement

- To provide a shorthand description of a logic function, listing its name and ports
- Example:

% unparameterized function example %
FUNCTION compare (a[3..0], b[3..0])
RETURNS (less, equal, greater);

AHDL Syntax - (7)

Options statement

- To specify whether the lowest numbered bit of a group will be the MSB, LSB or either, depending on its location
- Example:

OPTIONS BIT0 = MSB;

AHDL Syntax - (8)

Assert statement

- To test the validity of any arbitrary expression that uses parameters, numbers, evaluated functions, or the used or unused status of a port
- Severity level: ERROR, WARNING OF INFO
- Example:

ASSERT (V	IIDTH > 0)
REPORT	"Width (%) must be a positive integer" WIDTH
SEVERITY	ERROR
HELP_ID	INTVALUE; for internal Altera use only

AHDL Syntax _ (9)

Subdesign section

- To declare the input, output, and bidirectional ports of the TDF
- The port type may be INPUT, OUTPUT, BIDIR, MACHINE INPUT, OR MACHINE OUTPUT
 - MACHINE INPUT & MACHINE OUTPUT keywords are used to import and export state machines between TDFs and other design files. However, they cannot be used in a top-level TDF.

• Example:

```
SUBDESIGN top
(
   foo, bar, clk1, clk2 : INPUT = VCC;
   a0, a1, a2, a3, a4 : OUTPUT;
   b[7..0] : BIDIR;
)
```

AHDL Syntax - (10)

Variable section

- To declare and/or generate any variables used in the logic section
- Example:

VARIABLE

a, b, c : NODE; temp : halfadd; ts_node : TRI_STATE_NODE;

IF **DEVICE_FAMILY** == "FLEX8000" GENERATE

8kadder : flex_adder; d,e : NODE; ELSE GENERATE 7kadder : pterm_adder; f, q : NODE;

END GENERATE;

AHDL Syntax - (11)

Variable section - node declaration

- AHDL supports two types of nodes: NODE & TRI_STATE_NODE
- Example:

```
SUBDESIGN node_ex
( a, oe : INPUT;
   out  : OUTPUT;
   c   : BIDIR;
)
VARIABLE
   b : NODE;
   t : TRI_STATE_NODE;
BEGIN
   b = a;
   out = b; % therefore out = a %
   t = TRI(a, oe);
   t = c; % t is bus of c and tri_stated a %
END;
```

AHDL Syntax - (12)

Variable section - instance declaration

- Each instance of a particular logic function can be declared as a variable
- Example:

adder will have the following ports: adder.dataa[], adder.datab[], adder.result[]

AHDL Syntax - (13)

Variable section - register declaration

- You can declare registers including D, T, JK, SR flip-flops & latches
 - DFF, DFFE, TFF, TFFE, JKFF, JKFFE, SRFF, SRFFE, LATCH
- Example:



AHDL Syntax - (14)

Variable section - state machine declaration

- To create a state machine by declaring its name, states, and, optionally its bits
- Example:

VARIABLE ss : MACHINE OF BITS (q1, q2, q3) WITH STATES (s1 = B"000", s2 = B"010", s3 = B"111");
AHDL Syntax - (15)

Variable section - machine alias declaration

- To rename a state machine with a temporary name
- Example:

```
FUNCTION ss_def (clock, reset, count)
RETURNS (MACHINE ss_out);
ss_out is a state machine output
VARIABLE
ss : MACHINE;
BEGIN
ss = ss_def (sys_clk, reset, !hold);
IF ss == s0 THEN
:
ELSIF ss == s1 THEN
:
END;
```

AHDL Syntax - (16)

Logic section

- To specify the logical operations of the TDF
- The **BEGIN** and **END** keywords enclose the logic section

Boolean equations

- To represent the connection of nodes and the dataflow of inputs and outputs
- Example:

```
a[] = ((c[] & -B"001101") + e[6..1]) # (p, q, r, s, t, v);
chip_enable = (address[15..0] == H"0370");
```

Boolean control equations

- · Set up the state machine clock, reset, and clock enable signals
- Example:

```
ss.clk = clk1;
ss.reset = a & b;
ss.ena = clk1ena;
```

AHDL Syntax - (17)

Case statement

• Example:

```
CASE f[].q IS
WHEN H"00" =>
    addr[] = 0;
    s = a & b;
WHEN H"01" =>
    count[].d = count[].q + 1;
WHEN H"02", H"03", H"04" =>
    f[3..0].d = addr[4..1];
WHEN OTHERS =>
    f[].d = f[].q;
To define the default behavior
END CASE;
```

AHDL Syntax - (18)

Defaults statement

• To specify default values for variables used in truth table, if-then and case statements



AHDL Syntax - (19)

If-Then statement

• Example:

IF a[] == b[] THEN
c[8..1] = H "77";
addr[3..1] = f[3..1].q;
f[].d = addr[] + 1;
ELSIF g3 \$ g4 THEN
f[].d = addr[];
ELSE
d = VCC;

AHDL Syntax - (20)

If-Generate statement

- To list a series of behavioral statements that are activated after the positive evaluation of an arithmetic expression
 - Can be used in the logic section or in the variable section
 - If-Then statement is evaluated in hardware, whereas If-Generate statement is evaluated when the design is compiled
- The predefined parameter and evaluated function
 - DEVICE_FAMILY: to test the current device family for the project
 - USED: to test whether an optional port has been used in the current instance.

• Example:

```
IF DEVICE_FAMILY == "FLEX8K" GENERATE
c[] = 8kadder(a[], b[], cin);
ELSE GENERATE
c[] = otheradder(a[], b[], cin);
END GENERATE;
```

AHDL Syntax - (21)

For-Generate statement

• Example:

```
CONSTANT NUM OF ADDERS = 8;
SUBDESIGN 4gentst
( a[NUM OF ADDERS..1], b[NUM OF ADDERS..1], cin : INPUT;
  c[NUM OF ADDERS..1], cout : OUTPUT;
VARTABLE
  carry out[(NUM OF ADDERS+1)..1] : NODE;
BEGIN
  carry out[1] = cin;
  FOR i IN 1 TO NUM OF ADDERS GENERATE
    c[i] = a[i] $ b[i] $ carry out[i];
    carry out[i+1] = a[i] & b[i] # carry_out[i] & (a[i] $ b[i]);
  END GENERATE;
  cout = carry out[NUM OF ADDERS+1];
END;
```

AHDL Syntax - (22)

In-line logic function reference

- A Boolean equation that implements a logic function
- Example:

AHDL Syntax - (23)

Truth table statement

- To specify combinational logic or state machine behavior
- Use defaults statement to assign output values in cases when the actual inputs do not match the input values of the table
- When using X (don't care) characters to specify a bit pattern, you must ensure that the pattern cannot assume the value of another bit pattern in the truth table. AHDL assumes that only one condition in a truth table is true at a time.

• Example:

TABLE

a0, f[4..1].q => f[4..1].d, control;

Ο,	B"0000"	=>	B"0001",	1;
Ο,	B"0100"	=>	B"0010",	0;
1,	B"OXXX"	=>	B"0100",	0;
Х,	B"1111"	=>	B"0101",	1;

END TABLE ;

AHDL Details

To know more about AHDL

- Refer to Altera's AHDL manual
- Search relative topics in MAX+PLUS II on-line help

More AHDL examples

• Find AHDL examples under <code>\max2work\ahdl</code> directory

• To make writing AHDL code easy

- Use MAX+PLUS II Text Editor to edit your TDFs
- Using LPM

MAX+PLUS II Text Editor

Features of MAX+PLUS II Text Editor

- AHDL templates & examples
- AHDL context-sensitive help
- Syntax coloring
- Error location
- Resource & device assignments

AHDL Templates

AHDL templates make design easier

 You can insert AHDL template into your TDF, then replace placeholder variables in the templates with your own identifiers and expressions

Menu: Templates -> AHDL Template...



Inserting AHDL Template

MAX+plus II - d./altera80/max2work/tutorial/tick_cnt - [time_cnt.tdf - Text Editor]	
SUBDESIGNdesign_name	<u> </u>
	UT =Constant_value;
output_name,output_name : OUT bidir name, bidir name : BID	PUT; TR;
	HINE INPUT; HINE OUTPUT;
	AHDL Template
	<u>T</u> emplate Section: Function Prototype Statement (parameterized)
	If Generate Statement If Then Statement
	In-Line Reference (nom-parameterized) In-Line Reference (parameterized)
	Include Statement Instance Declaration (non-parameterized)
	Instance Declaration (parameterized)
	Machine Allas Declaration Node Declaration Ontions Statement
	Parameters Statement Register Declaration
	State Machine Declaration Subdesign Section
	Title Statement Truth Table Statement
Line 10 Col 1 INS	<u> </u>
For Help on this dialog box, press F1	

Using Syntax Coloring

Syntax Coloring command

 To improve TDF readability & accuracy Menu: Options -> Syntax Coloring

To customize the color palette

Menu: Options -> Color Palette...

- The AHDL-relative options:
 - Comments
 - Illegal Characters
 - Megafunctions/Macrofunctions
 - Reserved Identifiers
 - Reserved Keywords
 - Strings
 - Text



Text Editor with Syntax Coloring

🍘 MAX+plus II - d./altera80/max2work/tutorial/tick_cnt - [auto_max.tdf - Text Editor]	
📸 MAX+plus II File Edit Templates Assign Utilities Options Window Help	_ B ×
▶	🗐 😭 😤 🎘 🎘 🏩 Courier Ne 🔽 13 🗨
CONSTANT NORTH = B"00"; % Create de	escriptive name for numbers 🛛 🛀
CONSTANT EAST = B"01"; % for use e	elsewhere in file 🛛 🛏
CONSTANT WEST = B"10";	
CONSTANT SOUTH = B"11";	
SUBDESIGN auto max	
dir[10], accel, clk, reset	: INPUT; % File input:
speed too fast, at altera, get ticket	: OUTPUT; % File output
	•
VARIABLE	
street_map : MACHINE	% Create state machine with }
OF BITS (q2,q1,q0)	% q1 & q0 as outputs of regis
WITH STATES (
ус,	% Your company
mpld,	% Marigold Park Lane Drive
epld,	% East Pacific Lane Drive
gdf,	% Great Delta Freeway
cnf,	% Capitol North First
rpt,	% Regal Park Terrace
epm,	% East Pacific Main
	● ***···· -··· + -·· ··· ··· -··

Creating Text Design Files

Open a new design file

Menu: File -> New... -> Text Editor file (.tdf)

Save as a TDF file

Menu: File -> Save As...

Set project to the current TDF file

Menu: File -> Project... -> Set Project to Current File

Edit the TDF

- Turn on syntax coloring option
- Use AHDL Template & on-line help if necessary
- Follow the AHDL style guide mentioned in MAX+PLUS II Help

Save the file & check for basic errors

Menu: File -> Project -> Project Save & Check

Example: Decoder

Design a decoder with...

- If-Then statements
- Case statements
- Table statements
- LPM function: LPM_DECODE

```
SUBDESIGN decoder
(
    code[1..0] : INPUT;
    out[3..0] : OUTPUT;
)
BEGIN
CASE code[] IS
    WHEN 0 => out[] = B"0001";
    WHEN 1 => out[] = B"0010";
    WHEN 2 => out[] = B"0100";
    WHEN 3 => out[] = B"1000";
END CASE;
END;
```

```
SUBDESIGN priority
(
    low, middle, high : INPUT;
    highest_level[1..0] : OUTPUT;
)
BEGIN
    IF high THEN
    highest_level[] = 3;
    ELSIF middle THEN
        highest_level[] = 2;
    ELSIF low THEN
        highest_level[] = 1;
ELSE
        highest_level[] = 0;
    END IF;
END;
```

Example: Counter

Create a counter with DFF/DFFE OF LPM_COUNTER

```
SUBDESIGN andlcnt
 clk, load, ena, clr, d[15..0] : INPUT;
 q[15..0]
                                : OUTPUT;
VARTABLE
 count[15..0] : DFF;
                                     INCLUDE "lpm counter.inc"
BEGIN
                                     SUBDESIGN lpm cnt
 count[].clk = clk;
 count[].clrn = !clr;
                                       clk, load, ena, clr, d[15..0] : INPUT;
                                       a[15..0]
                                                                      : OUTPUT;
 TF load THEN
  count[].d = d[];
                                     VARTABLE
  ELSIF ena THEN
                                       my cntr: lpm counter WITH (LPM WIDTH=16);
    count[].d = count[].q + 1;
                                     BEGIN
  ELSE
                                       my cntr.clock = clk;
 count[].d = count[].q;
                                       my cntr.aload = load;
 END IF;
                                       my cntr.cnt en = ena;
                                       my cntr.aclr = clr;
 q[] = count[];
                                       my cntr.data[] = d[];
END;
                                       q[] = my cntr.q[];
                                     END:
```

Example: Multiplier

Design a multiplier with LPM_MULT

```
CONSTANT WIDTH = 4;
INCLUDE "lpm mult.inc";
SUBDESIGN tmul3t
a[WIDTH-1..0] : INPUT;
b[WIDTH-1..0] : INPUT;
out[2*WIDTH-1..0] : OUTPUT;
VARIABLE
 mult : lpm mult WITH (LPM REPRESENTATION="SIGNED",
                       LPM WIDTHA=WIDTH, LPM WIDTHB=WIDTH,
                       LPM WIDTHS=WIDTH, LPM WIDTHP=WIDTH*2);
BEGIN
 mult.dataa[] = a[];
 mult.datab[] = b[];
 out[] = mult.result[];
END;
```

Example: Multiplexer

Design a multiplexer with LPM_MUX

Example: RAM

Design RAM circuit with LPM

```
INCLUDE "lpm_ram_dq.inc";
SUBDESIGN ram_dq
(
    clk         : INPUT;
    we         : INPUT;
    ram_data[31..0]     : INPUT;
    ram_add[7..0]         : INPUT;
    data_out[31..0]     : OUTPUT;
)
BEGIN
    data_out[31..0] = lpm_ram_dq (ram_data[31..0], ram_add[7..0], we, clk, clk)
    WITH (LPM_WIDTH=32, LPM_WIDTHAD=8);
END;
```

Example: Tri-State Buses

Design tri-state buses with TRI

```
SUBDESIGN tribus
  ina[7..0], inb[7..0], inc[7..0], oe a, oe b, oe c, clock : INPUT;
 out[7..0]
                                                           : OUTPUT;
VARTABLE
 flip[7..0]
                                       : DFF;
 tri a[7..0], tri b[7..0], tri c[7..0] : TRI;
                                       : TRI STATE NODE;
 mid[7..0]
BEGIN
 -- Declare the data inputs to the tri-state buses
     tri a[] = ina[]; tri b[] = inb[]; tri c[] = inc[];
  -- Declare the output enable inputs to the tri-state buses
     tri a[].oe = oe a; tri b[].oe = oe b; tri c[].oe = oe c;
  -- Connect the outputs of the tri-state buses together
    mid[] = tri a[]; mid[] = tri b[]; mid[] = tri c[];
  -- Feed the output pins
     flip[].d = mid[]; flip[].clk = clock; out[] = flip[].q;
END;
```

Example: Moore State Machine

Moore state machine

 The outputs of a state machine depend only the the state

```
SUBDESIGN moorel
       : INPUT;
  clk
 reset : INPUT;
 y : INPUT;
     : OUTPUT;
  7.
VARIABLE
ss: MACHINE OF BITS (z)
     WITH STATES (s0 = 0, s1 = 1, s2 = 1, s3 = 0);
                % current state =
current output%
BEGIN
  ss.clk = clk;
 ss.reset = reset;
  TABLE
   ss, y =>
                 SS;
   s0, 0 =>
                 s0;
   s0, 1 =>
                 S2;
   s1, 0 =>
s1, 1 =>
                 s0;
            => s2;
   s2, 0 => s2;
   s2, 1 => s3;
   s3, 0 =>
                 s3;
                 s1;
   s3,
         1 =>
  END TABLE;
END;
```

Example: Mealy State Machine

Mealy state machine

 A state machine with asynchronous output(s)

SUBDESIGN mealy : INPUT; clk reset : INPUT; : INPUT; У : OUTPUT; 7. VARIABLE ss: MACHINE WITH STATES (s0, s1, s2, s3); BEGIN ss.clk = clk;ss.reset = reset; TABLE ss, y => z, ss; s0, 0 => 0, s0;s0, 1 => 1, s1; s1, 0 => 1, s1; s1, 1 => 0, s2; s2, 0 => 0, s2; s2, 1 => 1, s3; $s_{3}, 0 => 0, s_{3};$ s3, $1 \implies 1, s0;$ END TABLE; END;

Waveform Design Entry

- MAX+PLUS II Waveform Editor
- Creating Waveform Files
- Examples
- Design Entry Summary

MAX+PLUS II Waveform Editor

Features of MAX+PLUS II Waveform Editor

- To serve 2 roles:
 - As a design entry tool: to create Altera waveform design files (*.wdf)
 - As a tool for entering test vectors & viewing simulation results: simulation channel files (*.scf)

For design entry

• Waveform design entry is best suited for circuits with well-defined sequential inputs & outputs, such as state machines, counters, and registers

For design verification

- Waveform Editor is a simulation pattern editor/viewer
- Waveform Editor is fully integrated with MAX+PLUS II Simulator & Programmer to provide full project verification flow

MAX+PLUS II Waveform Design Environment

	🍿 M	IAX+plus II - d:\altera80\	max2work\tutori	ial\tick_c:	nt - [tick_c	nt.wdf - Wave	form Edi	itor]							- 🗆 ×
		MAX+plus II <u>File E</u> d:	it <u>V</u> iew <u>N</u> ode	<u>A</u> ssign	n <u>U</u> tilities	Options <u>W</u>	indow	Help						_	- 8 ×
		<u> </u>		? 🛆		324						副 眠	8 (
		Start: 0.0ns	*	➡ Er	nd: 440.	Ons		Interval:	440.0	ns					-
	Α					400.0	_								
	æ	Name:	Type:	_Valu(100.0	Jns		200.0ns	3	300	Uns		400.0r	S
		reset													
		Clock			ļļ			ļĻ	ļĻ	ļ [ļĻ	ļĻ	ļĻ	1
								·				·) <u> </u>	
(B	• count[30]	REG	НО	0		2	<u>, 3</u>	<u> </u>	5	6	<u> 7</u>	<u> 8</u>	<u>x 9</u>	
		• 💿 tc	COMB			Cut									
Zoom) F					Copy Pasta		K							
functions (Delete									
	×.					Insert No	de								
	Z					Enter No	des from	SNF							
						Edit Nod	e		_	Don	1112 14				
						Enter Gr	oup			rop-	up n	ienu			、
Waveform						Ungroup			-	(clic	king	тои	se B	2/ B 3	
values	7.8					Overwrit	e								
overwriting						Assign	. .								
functions						liming P	Inalysis								
						Find Nod Find Nod	le in Flo le in Des	orplan izz File							
						1.110.1400	(6 HI 1966	(Bit 1.40)							-
		•	1												

File Menu

11	IAX+plus l	I - d:\	altera80\max2work\tutor	ial\tick_ent - [tick_	cnt.wdf - Waveform E	ditor]		_ _ _ ×
- TS 1	<u>M</u> AX+plus	II	ile <u>E</u> dit <u>V</u> iew <u>N</u> ode	<u>A</u> ssign <u>U</u> tilitie	es <u>O</u> ptions <u>W</u> indow	<u>H</u> elp		_ & ×
	é 🔒	5	Project	+	<u>82</u> 🖉 🖾			Q.
	Ref:	14(<u>N</u> ew		ns	Interval: -140.0ns		▲
À			<u>O</u> pen	Ctrl+O		_140.0ns		
	Name:		Delete File		100.0ns	200.0ns	300.0ns	400.0ns
			Retrie <u>v</u> e					
	res	set	<u>C</u> lose	Ctrl+F4				
	🗩 clo	ock	<u>S</u> ave	Ctrl+S				
			Save <u>A</u> s					
€		unt	Info	Ctrl+I			5 4 6 4 7 4	8 X 9 Xn
Q			End <u>T</u> ime				\sim	
		(Co <u>m</u> pare					
	-		Import Vector File					
			Create Ta <u>b</u> le File					
			Create <u>D</u> efault Symbo	1				
2000			<u>E</u> dit Symbol					
Z			Create Default Inc <u>l</u> ude	e File				
影			<u>P</u> rint	Ctrl+P				
Xa			Print Setup					
XC			<u>H</u> ierarchy	•				
XG			Exit MAX+plus II	Alt+F4				
XS		_			-			
						}-		
								_
						1		
Π								

Node Menu



Edit Menu



Creating a New Waveform File

Open a new design file

Menu: File -> New... -> Waveform Editor file (.wdf or .scf)

Save as a WDF / SCF file

Menu: File -> Save As... ->

Set project to current file (for WDF file only)

Menu: File -> Project... -> Set Project to Current File

Setting Waveform Editor Options

Set the grid size & show the grid

Menu: Options -> Grid Size...

Menu: Options -> Show Grid

Grid Size		×
<u>G</u> rid Size:	20.0ns	
<u>0</u> K	<u>C</u> ancel	

Setting appropriate grid size is helpful for waveform repeating & overwriting count value operations

Specify the end time

Menu: File -> End Time...



Regarding the grid size & interval...

- In a WDF, the grid size & interval are arbitrary. The time scale indicates only a sequential order of operations, not a specific response time.
- In a SCF, the grid size & interval are important for timing simulation. MAX+PLUS II Simulator reflects the real-world timing according to your SCF and the specific device. Setup & Hold time violation will occur if you enter impractical simulation patterns.

Entering Nodes

Insert the node or group for WDF file

Menu: Node -> Insert Node... (or double click on the node name field)

- You can specify the node name, I/O type, node type & default value
 - Registered & machine node type must specify a clock signal and optionally specify reset or preset signal (active high)
 - You can specify machine values with the state names instead of logic values

Insert Node			×
<u>N</u> ode Name:	count[30]		
Default <u>V</u> alue:	0	-1/0 <u>T</u> ype ○ <u>I</u> nput Pin	
		○ O <u>u</u> tput Pin ⓒ <u>B</u> uried Node	
	For Waveform Desi	ign File (WDF) Only	,
_ Node <u>T</u> ype —	Secondary I	nputs	
● <u>P</u> in Input	C <u>l</u> ock: cloci	k	•
	al R <u>eset:</u> resel	k	
U <u>M</u> achine			

Entering Nodes from SNF

Enter the node or group for SCF file

Menu: Node -> Enter Nodes from SNF...

- SNF: Simulation Netlist File
 - Generated by MAX+PLUS II Compiler (discussed later)
 - After compilation, you can list the nodes and help you to create the SCF file

Enter Nodes from SI	٩F		X
<u>N</u> ode / Group:	×		List
A <u>v</u> ailable Node	es &		Selected Nodes & Groups.
× (I) reset (I) clock (I) vv (O) ~44~1~1.0UT :33.Q (B) -33.D (B) ↓	(B)	= <u>></u> <u>≤</u> =	x (I) reset (I) clock (I) yy (O)
Туре ———			Preserve Existing Nodes
Inputs	☑ <u>R</u> egistered		□ S <u>h</u> ow All Node Name Synonyms
☑ 0 <u>u</u> tputs	🗹 Co <u>m</u> binatorial		
⊡ <u>G</u> roup	Memory Bit		Cl <u>e</u> ar
<u>⊿</u> II	Memory <u>W</u> ord		<u>O</u> K <u>C</u> ancel

Editing Waveforms - (1)

Edit the waveforms

- First select the interval to edit
 - Sometimes you may specify new grid size for easy selection
- To create clock-like waveform

Menu: *Edit -> Overwrite -> Clock...*

To edit the state machine node values

Menu: Edit -> Overwrite State Name...

Overwrite State Name	×
<u>S</u> tate Name: SO	
<u>0</u> K	<u>C</u> ancel

Overwrite Clock	×
Interval: 0.0ns	To: 440.0ns
<u>S</u> tarting Value: 0	
Clock <u>P</u> eriod: 40.0ns	<u>M</u> ultiplied By: 1
<u>0</u> K	<u>C</u> ancel

Editing Waveforms - (2)

Edit the waveforms

• To edit the node values

Menu: Edit -> Overwrite -> 0 / 1 / X / Z / Invert / Count Value / Group Value

To stretch / compress the selected signal

Menu: *Edit -> Grow or Shrink...*

Grow or Shrink			×
Selected Interval:	0.0ns	To: 440.0ns	
Fit Selection Into:	0.0ns	To: 880.0ns	
<u>0</u> K		<u>C</u> ancel	

Overwrite Count V	alue			×
Interval: 0.0n	8	To:	440.0ns	
Radix is: Hexa	decimal			
<u>S</u> tarting Value:	0			<u>0</u> K
Ending Value:	5			<u>C</u> ancel
Count Type:	⊙ <u>B</u> inary ○ <u>G</u> ray Code	Inc <u>r</u>	ement By:	1
Count E <u>v</u> ery:	20.0ns	<u>M</u> ult	iplied By:	1

To align node values or state names to grid if necessary

Menu: Edit -> Align to Grid
Saving & Checking the Design

Save the WDF/SCF file

Menu: File -> Save

Check basic errors for the WDF file

Menu: File -> Project -> Project Save & Check

Waveform File Formats

MAX+PLUS II file formats

- Binary format: WDF & SCF files
- ASCII format (Altera vector file format): TBL & VEC files
 - TBL: an ASCII-format table file that records all logic level transitions for nodes and groups in the current SCF or WDF
 - VEC: an ASCII text file used as the input for simulation, functional testing, or waveform design entry
 - Refer to MAX+PLUS II Help for detailed information about vector file format

To create a table file (*.tbl)

Menu: File -> Create Table File...

To import a vector file (*.vec)

Menu: File -> Import Vector File...

WDF Design Guidelines

When design a WDF file...

- WDFs cannot be at intermediate levels of a hierarchy
- Include all possible combinations of input values
- Align all logic level and state name transition
- Assume a Ons propagation delay for all logic
- Assume a 0.1ns setup time and 0ns hold time for state machine node
- For clarity, Altera recommends that you draw inputs that affect registers only on falling clock edges
- If a function is cyclical, show the last set of conditions looping back to the first by repeating the first time-slice at the end of the cycle

Example: Decoder

When design a decoder...

• Use "Overwrite Count Value" to help create all possible combinations of decoder input values, and then manually edit the output waveforms



Example: Counter

When design a counter

• Use "Overwrite Count Value" command to create a regular counter waveform

Name: ,	_Туре: ,	_Valu			100	l.Ons	6			200).On:	s			300).Ons	6			400).On	s l
🗩 reset	INPUT	T × T																				
📭 clock	INPUT	X											1		1		1		1			
								_											-			
🖅 count[30]	REG	НΧ	C	X	1	X	2	X	3	X -	4	X	5	X	6	X	Ż	X	8	X	9	χo
🗖 tc	СОМВ	X																				

Name:	_Туре: ,	_Valu	100.	Ons	200.0ns	300.0ns	400.0ns
🗩 reset	INPUT						
💴 – clock	INPUT	1					
🖘 count[30]	REG	нз	0 (3)	6 (9	χοχοχ	3 (6 (9) c) o
— x	INPUT	1					
– 00 z	СОМВ	0					

Example: State Machine

When design a state machine

- Use "Overwrite State Name" to help create a state machine output
 - You can specify machine values with the state names instead of logic values
- Make sure all possible combinations of inputs and states are included

Name:	_Туре:	_Valu	10	0.Ons	200.0ns	300.0ns	400.Ons
ᢇ reset	INPUT	[×]					
🗊 – clock	INPUT	X					
— ×	INPUT	X					
💼 SS	MACHINE	Х	sO)(s2) s3)	s1 (s2)	s3 🗶 s1 🗶s0
📼 уу	REG	х					

Design Entry Summary



Design Implementation

- MAX+PLUS II Compiler
- Preparing for Compilation
- Compiling the Project
- Analyzing the Compilation Results
- Floorplan Editor
- Appendix: Interfacing with 3rd-Party Tools



MAX+PLUS II Compiler Window



MAX+PLUS II Compiler

Process all design files associated with the project

Files can be created with MAX+PLUS II or 3rd party EDA Tools

Checks for syntax errors and common design pitfalls

Performs logic synthesis and place & route

· According to assignments in .acf file

Generates files for simulation and timing analysis

• Files can be used by MAX+PLUS II or 3rd party EDA Tools

Generates files for programming targeted devices



Compiler Input and Output Files



Compiler Input Files

Design files

- MAX+PLUS II
 - Graphics file (.gdf), AHDL file (.tdf), VHDL file (.vhd), Verilog (.v), Wavefrom file (.wdf)
- 3rd Party EDA Tools
 - EDIF file (.edf)
 - Select Vendor in EDIF Netlist Reader Settings
 - Library Mapping File (.Imf) required for vendors not listed
 - OrCAD file (.sch)

Assignment and Configuration File (.acf)

- Controls the Compiler's synthesis and place & route operations
- Automatically generated when user enter assignments
- Automatically updated when user changes assignments or back-annotates project

Compiler Output Files

Design verification files

- MAX+PLUS II
 - Simulation Netlist File (.snf)
- 3rd Party EDA Tools
 - VHDL netlist file (.vho)
 - EDIF netlist file (.edo)
 - Verilog netlist file (.vo)
 - Standard Delay Format SDF file (.sdo)

Programming files

- Programmer Object file (.pof)
- SRAM Object file (.sof)
- JEDEC file (.jed)

For EDIF Netlist Input



For EDIF input, the EDIF Reader Settings need to be selected

VHDL Netlist Reader Settings



For EDIF Netlist Output



Verilog Netlist Writer & Writer Settings



VHDL Netlist Writer & Writer Settings



Imported Design

Top-level Design: can be read in directly

- EDIF Netlist files
- OrCAD schematics
- Refer to MAX+PLUS II Read Me file for the version of 3rd Parties tools it interface with

Lower-level modules

- EDIF, OrCAD schematics files
 - Create symbols or files to instantiate component
- Other proprietary files
 - JEDEC, ABEL, PALASM
 - Conversion utilities exist in Altera ftp site

Compiler Modules - (1)

Compiler Netlist Extractor

- The Compiler module that converts each design file in a project (or each cell of an EDIF input file) into a separate binary CNF (Compiler Netlist File)
- The Compiler Netlist Extractor also creates a single HIF that documents the hierarchical connections between design files
- This module contains a built-in EDIF Netlist Reader, VHDL Netlist Reader, and XNF Netlist Reader for use with MAX+PLUS II.
- During netlist extraction, this module checks each design file for problems such as duplicate node names, missing inputs and outputs, and outputs that are tied together.
- If the project has been compiled before, the Compiler Netlist Extractor creates new CNFs and a HIF only for those files that have changed since the last compilation, unless Total Recompile (File menu) is turned on

Compiler Modules - (2)

Database Builder

- The Compiler module that builds a single, fully flattened project database that integrates all the design files in a project hierarchy
- As it creates the database, the Database Builder examines the logical completeness and consistency of the project, and checks for boundary connectivity and syntactical errors (e.g., a node without a source or destination)

Compiler Modules - (3)

Logic Synthesizer

- The Compiler module that synthesizes the logic in a project's design files.
- The Logic Synthesizer calculates Boolean equations for each input to a primitive and minimizes the logic according to your specifications
- The Logic Synthesizer also synthesizes equations for flip-flops to implement state registers of state machines
- As part of the logic minimization and optimization process, logic and nodes in the project may be changed or removed
- Throughout logic synthesis, the Logic Synthesizer detects and reports errors such as illegal combinatorial feedback and tri-state buffer outputs wired together ("wired ORs")

Design Doctor Utility

 The Compiler utility that checks each design file in a project for poor design practices that may cause reliability problems when the project is implemented in one or more devices

Compiler Modules - (4)

Partitioner

- The Compiler module that partitions the logic in a project among multiple devices from the same device family
- Partitioning occurs if you have created two or more chips in the project's design files or if the project cannot fit into a single device
- This module splits the database updated by the Logic Synthesizer into different parts that correspond to each device
- A project is partitioned along logic cell boundaries, with a minimum number of pins used for inter-device communication

Compiler Modules - (5)

♦ Fitter

- The Compiler module that fits the logic of a project into one or more devices
- Using the database updated by the Partitioner, the Fitter matches the logic requirements of the project with the available resources of one or more devices
- It assigns each logic function to the best logic cell location and selects appropriate interconnection paths and pin assignments
- The Fitter module generates a "fit file"(*.fit) that documents pin, buried logic cell, chip, clique, and device assignments made by the Fitter module in the last successful compilation
- Regardless of whether a fit is achieved, the Fitter generates a report file(*.rpt) that shows how the project is implemented in one or more devices

Compiler Modules - (6)

SNF(Simulation Netlist File) Extractor

- Functional SNF Extractor
 - The Compiler module that creates a functional SNF containing the logic information required for functional simulation.
 - Since the functional SNF is created before logic synthesis, partitioning, and fitting are performed, it includes all nodes in the original design files for the project
- Timing SNF Extractor
 - The Compiler module that creates a timing SNF containing the logic and timing information required for timing simulation, delay prediction, and timing analysis
 - The timing SNF describes a project as a whole. Neither timing simulation nor functional testing is available for individual devices in a multi-device project.
- Linked SNF Extractor
 - The Compiler module that creates a linked SNF containing timing and/or functional information for several projects
 - A linked SNF of a super-project combines the timing and/or functional information for each project, allowing you to perform a board-level simulation

Compiler Modules - (7)

Netlist Writer

- EDIF Netlist Writer
 - The Compiler module that creates one or more EDIF output files(*.edo). It can also generate one or more optional SDF output files(*.sdo).
 - EDIF output Files contain the logic and timing information for the optimized project and can be used with industry-standard simulators. An EDIF Output File is generated for each device in a project.
- Verilog Netlist Writer
 - The Compiler module that creates one or more Verilog output files(*.vo). It can also generate one or more optional SDF output files.
- VHDL Netlist Writer
 - The Compiler module that creates one or more VHDL output files(*.vho). It can also generate one or more optional VITAL-compliant SDF output files.

Compiler Modules - (8)

Assembler

- The Compiler module that creates one or more programming files for programming or configuring the device(s) for a project
- The assembler generates one or more device programming files
 - POFs and JEDEC Files are always generated
 - SOFs, Hex Files, and TTFs are also generated if the project uses FLEX devices
 - You can generate additional device programming files for use in other programming environment. For example, you can create SBF and RBF to configure FLEX devices.
 - File format:
 - POF: Programming Object File
 - SOF: SRAM Object File
 - TTF: Tabular Text File
 - HEX: Intel-format Hexadecimal File
 - SBF: Serial Bitstream File
 - RBF: Raw Binary File

Compiling a Project

Select functional compilation or timing compilation

Assignments

- Run the compilation
- Consult the report file (.rpt) or the Floorplan Editor for device utilization summaries and synthesis and place & route results

mAX+plus II - c:\altera_trn\mplus\filtref	Assign Options Window Help					
MAX+plus II - c:\altera_trn\mplus\filtref MAX+plus II File Processing Interfaces Assign Options Design Doctor Design Doctor Settings Image: Complement of the setting set in the set ing set	Assign Options Window Help Device Pin/Location/Chip Pin/Location/Chip Pin/Location/Chip Timing Requirements Options Pin/Location/Chip Pin/Location/Chip Logic Options Probe Cognected Pins Pin/Location/Chip Pin/Location/Chip Logic Options Probe Cognected Pins Locat Routing Global Project Device Options Global Project Parameters Global Project Timing Requirements Global Project Logic Synthesis Ignore Project Assignments Clear Project Assignments					
Total Re <u>c</u> ompile	Clear Project Assignments					
Smart Recompile	Ignore Project Assignments					
Preserve All Node Name Synonyms	Convert Obsolete Assignment Format					

The Functional Compilation Process

- Compiler Netlist Extractor builds the .cnf netlist file and checks for syntax errors
- Database Builder constructs the node name database
- Functional SNF Extractor build .snf file for functional simulation



The Timing Compilation Process

- Compiler Netlist Extractor and Database Builder build netlist database and check for syntax errors
- Logic Synthesizer performs logic synthesis/minimization
- Design Doctor checks for design violations
- Partitioner and Fitter executes place & route algorithm and builds the .rpt file on device implementation
- Timing SNF Extractor builds .snf file for simulation and timing analysis



Compiler Processing Options

Functional

- Compilation generates file for Functional Simulation
 - Functional SNF file (.snf)

Timing

- Compilation generates user selectable files for
 - Timing Simulation and Timing Analysis
 - Timing SNF file (.snf)
 - 3rd party EDA Simulation
 - Verilog file (.vo)
 - VHDL file (.vho)
 - SDF file (.sdo)
 - Device Programming
 - Altera Programmer file (e.g. .pof, .sof)

Compilation Process Settings - (6)

Customize the report file settings

Menu: Processing -> Report File Settings...



Compilation Process Settings - (7)

"Smart Recompile" & "Total Recompile"

- The first time the Compiler processes a project, all design files of that project are compiled
- Use "Smart Recompile" feature to create an expanded project database that helps to accelerate subsequent compilations
 - Allow you to change physical device resource assignments without rebuilding the database & resynthesizing the project
- Use "Total Recompile" feature to force the Compile to regenerate database & resynthesize the project
 Menu: Processing -> Smart Recompile

Menu: Processing -> Total Recompile

Assign Menu

<mark>∰</mark> МАХ+}	K+plus II - d.\altera80\max2work\tut 1011 Ganrspecilles.e	orial/mult8x8	cluded in the	report file(*	.rpt), which is
	reated by the Fitte	r when a project is com			
E	Compiler Databa Netlist Builder		Fitter	Timing SNF	Assembler
	Extractor	Pro <u>b</u> e Co <u>n</u> nected Pins Local Ro <u>u</u> ting		Extractor	
	0	<u>G</u> lobal Project Device Options Global Project Parameters Global Project Timing <u>R</u> equirements Global Project Logic <u>S</u> ynthesis	Stop		100
	Ľ	Ignore Project Assignments Cl <u>e</u> ar Project Assignments Bac <u>k</u> -Annotate Project	יער	47	
		Convert Obsolete Assignment Format	blus		

Assignments Control

Device FIT

- MAX+PLUS II default settings are designed for maximum fit-ability
- Almost all assignments affect fitting

Device Utilization

- Circuit design
- Logic assignment

Performance

- Circuit design
- Logic assignments
- Logic placements
Assignments

Most common Assignments

- Device assignments
- Pin assignments

Other assignments

- Logic options
- architectural features
- Location assignments
 - Lab, Row, Column, LC
- Clique
- timing assignments
- Device Option assignments

lanager -	c:\alte	era_tr	n\mplu	s\filter
<u>Assign</u> (<u>Options</u>	<u>H</u> elp		
<u>D</u> evice.	••			
<u>P</u> in/Loc	ation/Ch	nip		
<u>T</u> iming I	Requiren	nents		
<u>C</u> lique				
Logic <u>O</u>	ptions			
Pro <u>b</u> e				
Co <u>n</u> nec	ted Pins			
Local R	o <u>u</u> ting			
<u>G</u> lobal F	Project D	evice	Options.	
Gjobal F	^p roject P	arame	ters	
Global F	Project T	iming J	<u>R</u> equirer	nents
Global F	^p roject L	ogic <u>S</u>	ynthesis	
<u>I</u> gnore F	^p roject A	ssignn	nents	
Clear Pr	niect As	sianme	ents	

Back-Annotate Project...

Convert Obsolete Assignment Format

Making Device Assignment

Select Device

- Specific device
- Auto
 - MAX+PLUS II chooses smallest and fastest device the design fits into



Making Pin Assignment

Highlight node in graphic or text source file

Assign > Pin/Location/Chip

Floorplan Editor can also be used (discussed later)



Logic Synthesis Style

The most common way toward adjusting these assignments is to apply the predefined Logic Synthesis Style toward the different portion of your design:

- Normal
- Fast
- WYSIWYG

Each of the Logic Synthesis Styles is a collection of both logic synthesis options and individual architectural settings

Global Project Logic Synthesis Style

Choose Assign then Global Project Logic Synthesis

Select from predefined synthesis style

• NORMAL (default), FAST or WYSIWYG

Or create user tailored settings

filter - [filter.gdf - Graphic Editor]	Global Project Logic Synthesis	Define Synthesis Style	×
<u>Assign</u> Utilities <u>O</u> ptions <u>W</u> indow <u>H</u> el <u>D</u> evice	Project Name is: c:\max2work\tut Global Project <u>S</u> ynthesis Style	Top of Hierarchy: c:\max2work\tutoria	al\filter.gdf
<u>P</u> in/Location/Unip <u>T</u> iming Requirements Clique		For Device Family: FLEX8000/FLEX1	IOK <u>D</u> elete Style
Logic Options Probe	□ MAX Device Synthesis Options -	Slo <u>w</u> Slew Rate	Parallel Expanders
Connected Pins	☐ <u>M</u> ulti-Level Synthesis for MAX	Turbo <u>B</u> it	Us <u>e</u> LPM for AHDL Operators
Global Project Device Options Global Project Parameters	Multi-Level Synthesis for MAX □ One- <u>H</u> ot State Machine Enco		Minimization: Full
Global Project Logic <u>Synthesis</u>	Automatic 1/0 Cell Registers	Max. Auto Length: 32	Cascade Chai <u>n</u> : Ignore <u> </u>
Ignore Project Assignments Clear Project Assignments	I Au <u>t</u> omatic Register Packing ▼ Automatic Open-Drain <u>P</u> ins	<u>O</u> K <u>C</u> ancel	Use Default Advanced Options
Bac <u>k</u> -Annotate Project Convert Obsolete Assignment <u>F</u> ormat	C Automatic <u>I</u> mplement in EAB	₩ F <u>Loset</u> ₩ Output <u>E</u> nable ₩ <u>A</u> ll	
	<u>0</u> K	<u>C</u> ancel	

Assign Logic Synthesis Style Locally



Individual Logic Option Assignment

Provides controls to turn individual architectural features and synthesis algorithms on or off

- Gray or Default (default): set by higher level or global setting
- Check or Auto: enable feature
 - Blank or Ignore: disable feature

Individual Logic Options		×
Top of Hierarchy: c:\altera_trn\mplus\filt	ef.gdf	
Slow Slew Rate	🕅 <u>P</u> arallel Expanders	
₩ XOR Synthesis	Ignore SO <u>F</u> T Buffers	
🗹 Turbo <u>B</u> it	🕅 Us <u>e</u> LPM for AHDL Operators	
Hierarchical Synthesis	Main Implement in E <u>A</u> B	
Implement as Output of Logic Cell	🕅 Fas <u>t</u> 1/0	Advanced Options 🛛 🗙
Insert Additional Logic Cell	🕅 <u>G</u> lobal Signal	Top of Hierarchy: c:\max2work\tutorial\filter.gdf
Increase Input <u>D</u> elay	🕅 Disable Fast Feedback Pat <u>h</u>	SOFT Buffer Insertion Refactorization
CLKLOCKx1 Input Freq (MHz):	Minimization: Default	☑ Decompose Gates ☑ Subfactor Extraction
		Reduce Logic Multi-Level Factoring
Carry Chain: Default	Cascade Chai <u>n</u> : Default	Duplicate Logic Extraction Resynthesize Network
Max_ Auto Length:	Max. Auto Length <u>:</u>	<u>₩</u> OT Gate Push-Back <u></u> Register Optimization
<u>O</u> K <u>C</u> ancel <u>U</u> se	Default Advanced Options	<u>D</u> K <u>C</u> ancel <u>U</u> se Default

Location assignments



Clique Assignments



Timing Requirements Assignments

FLEX devices only

Specifies desired speed performance

Use after performing timing analysis to improve specific timing path

Localized control

- Highlight node, pin or logic block
- Choose Assign then Timing Requirements
- Assign desired tpd, tco, tsu, fmax values

Global control

- Choose Assign then Global Project Timing Requirements
- Assign desired tpd, tco, tsu, fmax values

Assignment Recommendation

- Start with device and pin assignments. Beware, your pin assignments might affect performance. Ideally, you should let MAX+PLUS II choose the pin assignments. If you have pin assignments, you might want to compile your design once without your pin assignments to see if they affect your performance.
- Compile design. Check device utilization and performance.
- If you need to adjust device utilization or performance try the other assignments. Try the synthesis style assignments first.
- Assignments can only be made to "hard" nodes or lower-level designs that contains hard nodes. Hard nodes are objects that translate directly into objects in silicon e.g. Flip-flops, LCELLs and I/O pins

Ignore or Clear Assignments



Global Project Device Options

Global Project Device Options Window contains options related to the operation of the device rather than options that affect the logic synthesis and place & route of the design.

For example,

FLEX Device

- configuration scheme
- multi-volt I/O

MAX Device

- Enable JTAG support
- security bit

<u>Assign</u> Options <u>W</u> indow <u>H</u> elp												
<u>D</u> evice												
Pin/Location/Chip												
Timing Requirements												
<u>C</u> lique												
Logic <u>O</u> ptions												
Pro <u>b</u> e												
Co <u>n</u> nected Pins												
Local Ro <u>u</u> ting												
<u>G</u> lobal Project Device Options												
Global Project Parameters												
Global Project Timing Requirements												

More Compiler Processing Options

Design Doctor

Checks for common design errors

Fitter Settings

Set place & route options

Smart Recompile

Faster compilation time

Total Recompile

Recompile every file



Compile the Design

- Start Button starts compilation process
- Messages are displayed by the Message



The Report File

Project summary

- Device assignments
- Error summary
- Device pin-out diagram (useful for PCB layout)

Database

Builder

Loaic

Synthesize Partitioner

🖉 Compiler

Compiler

ctractor

cnf

Resource utilization

- Pin
- LCELL
- Equations
- Compiler resources
 - Compilation time
 - Memory usage

Open report file by double clicking on the rapt icon _ 🗆 X

Assembler

ř

Timing

Extractor snf

Fitter

Checking the Messages

Check the messages in Message Processor

 In Message Processor window, choose the message and click the <u>HELP on</u> <u>Message</u> to understand the meaning of the message, its cause and the possible solutions (suggested actions)

Error location

- In Message Processor window, choose the message and click the \underline{locate} button to locate the source of the message in the original design files
- You can turn on Locate in Floorplan Editor and click Local All
 button to find the corresponding nodes in the Floorplan Editor

Help on Message



Checking the Reports

Check the report file

- Use Text Editor or double click the Report File ic
- Device summary, project compilation messages, file hierarchy, resource usage, routing resources, logic cell interconnections, ...



Viewing Report File

🎁 MAX+plus II - d:\altera80\max2work\tuto	rial\chiptrip						
MAX+plus II File Edit Templates Ass	ign <u>U</u> tilities	Options <u>W</u>	indow <u>H</u> elp	TA I	7 56 8 8 8		
Compiler							
Compiler Databas Netlist Builder Extractor	se Log Syr	ic thesizer	Partit	ioner	Fitter	Timing SNF Extractor	Assembler
ent l			2	5	rpt /	snf .	
📸 chiptrip.rpt - Text Editor							100
** DEVICE SUMMARY **							
Chip/	Input	Output	Bidir		LCs		
POF Device	Pins	Pins	Pins	LCs	% Utilized		
chiptrip EPF8282ALC84	-2 6	13	0	80	38 %	edi	it the project's
User Pins:	6	13	0			н	elp on Message
S							
Project Information		d:\al	tera80\ma:	(Zwork\t	utorial\chiptri	.p.rpt	
** PROJECT COMPILATION	MESSAGES	**					
Warning: Ignored all p	in assignm	ents as r	equested :	in the I	gnore Project A	Assignmer	
Line 41 Col 49							

Pin-out file (.pin)

An ASCII file that contains the pin out of your device. It is created as a pin-out file for a board layout tool.

NC = Not ConnectedVCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts). VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts). GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND. GNDIO = Dedicated ground pin, which MUST be connected to GND. RESERVED = Unused I/O pin, which MUST be left unconnected. CHIP "filter" ASSIGNED TO AN EPF10K10QC208-3 TCK :1 • 2 CONF DONE nCEO :3 TDO :4 VCCIO :5 VCCINT :6 NC · 7 N.C. :8 NC :9 x7 :10

Floorplan Editor

Graphical user interface for viewing/creating resource assignments

- Pins
- Logic cells
- Cliques
- Logic options

Drag-and-drop capability for assigning pins/logic cells
 Graphical view of current assignments as well as last compilation results

LAB view or external chip view

Floorplan Views



Floorplan Editor (Read Only)

Last Compilation Floorplan Full Screen LAB View with Report File Equation Viewer



Floorplan Editor (Read Only)

Last Compilation Floorplan Device View



Floorplan Editor (Editable)

Current Assignment view has drag and drop capability (Note: Auto Device can not be used)

🎲 M.	AX+plus II -	c:\altera_trn\mplus\filtref							_ 8 ×				
	rplus II <u>F</u> ile	Edit View Layout Assign Utilities Options W	indow <u>H</u> elp		হা হোহা								
	Currer	it Assignments) - Floorplan Editor	Unassigned No	ides & Pins									
	Chip Nar	ne: filtref (EPF10K10LC84-3)											
	Color Le	assigned Row & Col. FastTrack/		ick on N	lode .hc	old left n	nouse. d	drag to I	ocation -				
	📕 Un	uted Dedicated Input											
		Column FastTrack Selected Node(s) & Pin(s):											
Q		Arry/Cascade Local LAB Fan-Out Conney											
X	AoD	Any Col	Col 1	Col 2	Col 3	Col 4	Col 5	Col 6	Col 7				
뵍													
	Any		କ୍ ର୍	(E)	(2) (7)	6	E.						
		ਨੂੰ ਨੂੰ ਦੇ ਦੇ ਦੇ ਦੇ	ATA ATA	ATA	TA	ATA	TA						
		그 그 그 두 두 두 두	22	, D	22	<u> </u>	<u> </u>						
		6 6 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	<u> 2</u> 2	0/1)	88	<u>S</u>	<u>S</u>						
		ۅٙ؆ۣ۬؋ۜڡ۫ۏڡۨ											
	Row	reset											
	A												

Floorplan Editor (Editable)

💮 М <u>М</u> АХ	I <mark>AX+pl</mark> (+plus II	us II - d <u>F</u> ile	<mark>::\altera_trn</mark> Edit <u>V</u> iew <u>L</u>	<mark>\mplu</mark> _ayout	i <mark>s\filt</mark> i <u>A</u> ssi	r ef gn <u>U</u>	tilities	<u>O</u> ptio	ons <u>V</u>	<u></u>	v <u>H</u> e	:lp																		_ 8 ×
	<u> </u>	6	X B C	5	N ?		B) I	<u>ē</u> e		<u>#</u>	٤)	1		Í		∕ €	(2												
	1	Current	Assignments	s) - Fl	oorpla	an Ed	itor																							. 🗆 🗙
(Đ		Ao D 20	Any Col			c₀i 3			©i€	∞i7	Col 8	Col 3		00111	Col 12					COI 16	Col 17		∞i 19		Col 21					
Q		An; Row		÷	π			F							M		ā													
		24	1.1t 000000														143/24									154° 164	IC+'84 🔲	157 W 000		
		Row A	*	E	B	B	E	E	E	E		B	B	Ħ	B	目	Ħ	E	目	E				E	B	Ħ	E	E		
			49 49 49						B	E	B						B	E	B	B			Η	B			B	B	0 +0 ++ 10+1 0 0 0	
Þ																														-
		Row B	4 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	I	E	E	E		Ħ	E	Ħ	Ħ	E	Ħ	Ħ	目	Ħ	E	E	E	Ħ	E	E	Ħ	E	E	Ħ	Ħ		
			****							B	B										B	B					B			
		Row	*9 🗆 🗌	目		目	目	目	目	目	目	目	目	E	目	目	目	目	目	E	目	E	E	目	目	目	目	目		
		42	49 49 49						E	Ħ	Ħ			Ħ			Ħ	E	Ħ	Ħ	Ħ	E	Ħ	E			E	Ħ		
																														-
									4	₽¥ □		1 1	a L	ă.				4	E.	4	T.	₽ □	1 1 1	R.	1					

Project Compilation Recommendations

- Use assignments after design analysis to improve fitting or performance
- Use the Report File to find specific information on the design
- Use the Floorplan Editor to see results of Assignments

Report File Equation Viewer



Routing Statistics

Routing Statistics	X
┌ Information on Selected Node/Pin/LA	B
Name is: **-Multiple Items-**	
Number is: LC1 B7 LA	AB is: B7
Row is: B Co	olumn is: 7
Logic Cell Fan-In: 5 Lo	gic Cell Carry-Out: Yes
Logic Cell Fan-Out: 9 Lo	gic Cell Cascade-Out: No
Cell Total Shared Expanders Used:	-
Embedded Cell Depth (Bits):	
LAB Total Shared Expanders Used:	
LAB External Interconnect Used:	6/24 (25%)
Column Interconnect Channels Used:	3/16 (18%)
Full Row Interconnect Channels Used	: 128/168 (76%)
Half Row Interconnect Channels Used	1:
Logic Cell Inputs Borrowed from LC1:	
<u>D</u> K	Calculate Most Congested Areas >>
- Most Congested Areas in Current Chin	
	420
MOST Congested LAB (or EAD) is.	AZU
LAB (UI EAD) External Interconnect	Ušeu. 13/24 (oz%) n
Most Congested how is.	D 120/160 (76%)
Most Congested Column is:	E
Column Interconnect Channels User	+ 10/16 (62%)
	1. 10/10 (02%)

Floorplan Editor Utilities Menu

To find text, node, ...

- "Find Text" command: to search the current chip for the first occurrence of the specified text
- "Find Node" command: to find one or more nodes or other logic function(s) in the design file or in the floorplan

To help running timing analysis

You can specify source and destination nodes in the
 floornion to run timing onalysis

Find <u>T</u> ext	Ctrl+F
Find N <u>o</u> de in Design File	Ctrl+B
Find Node in Floorplan	
Find <u>N</u> ext	Ctrl+N
Find <u>P</u> revious	Ctrl+Shift+N
Find <u>L</u> ast Edit	
Timing Analysis Source	Ctrl+Alt+S
Timing Analysis <u>D</u> estination	Ctrl+Alt+D
Timing Analysis <u>D</u> estination Timing Analysis Cutof <u>f</u>	Ctrl+Alt+D Ctrl+Alt+C
Timing Analysis <u>D</u> estination Timing Analysis Cutof <u>f</u> <u>A</u> nalyze Timing	Ctrl+Alt+D Ctrl+Alt+C

Floorplan Editor Utilities Menu

Find Text	×
<u>S</u> earch For: y	
□ <u>₩</u> hole Word	<u>0</u> K
□ <u>P</u> ause At End	<u>C</u> ancel
Types of Text to Find	
☑ Pin & <u>N</u> ode Names	
Pin/LC/IOC Number or Assignment	nt Bin Name
<u>∎ A</u> ll	

Find Node in Floorplan	×
Hierarchy Path is:	
1	
Node Name or Symbol ID:	
97	
<u>O</u> K <u>C</u> ancel	

Assigning Logic to Physical Resources

Use Floorplan Editor to assign logic to physical resources

- You can assign logic to a device, to any row or column within a device, or to a specific LAB, pin, logic cell, or I/O cell in Floorplan Editor very easily
- To toggle between current assignment & last compilation floorplan Menu: Layout -> Current Assignments Floorplan Menu: Layout -> Last Compilation Floorplan

Back-annotate the floorplan for subsequent compilation

 If necessary, you can back-annotate the floorplan to ACF(Assignment & Configuration File) and it is useful for retaining the current resource and device assignments for future compilations

Menu: Assign -> Back-Annotate Project...

Back-Annotate Project 🔀									
Project Name is:									
d:\altera80\dsp_work\fir8.gdf									
Back-Annotate to ACF									
Chips, Logic Cells, Pins & Devices									
Chips, Pins & Devices									
🗆 Chips									
□ <u>D</u> evices									
<u>O</u> K <u>C</u> ancel									

Current Pin Assignment Floorplan



Current LAB Assignment Floorplan

	🞲 MAX+plus II - d./altera80/dsp_work/fir8											
	MAX+plus II <u>File Edit View Layout Assign Utilities Options Window H</u> elp											
	DFIG X HE ~ N ARGADIN ARA MARA											
		[(Current Assign	ments) - Floorpla	an Editor								
Anvwhere.		Chin Name: f	Unassigned Nodes &									
on this				Ifir_08tp:1 nb8tp:fir shift_and_add:sr shift_and_add_blk:shift_add								
Column			ed	Row & Col.	Int_oop.rnsorp.injsnit_and_add.srjsnit_and_add_bik.shit_add							
Column		Unrouted		□ jfir 08tp:1 nb8tp:firlshift and add:srlshift and add blk:shift add								
Anywhere			•	🗖 Column Fast	Track	Selected Node(s) & Pin(s);						
on Device	€	由 Carry/Ca Chains	scade 🗧	Local LAB F	fir_08tp:1 nb8tp:fir shift_at_d_add:sr shift_and_add_blk:shift_add3 pip							
	Q					<u> </u>		—	-			
		AoD	Any Col	Col 1		Col 3	Col 4	ol 5	Col 6	Col 7	Col 8	Col 9
	R											
		Any						/				
	E	Row	÷	e								
			nduj .			4	ي.		g	~	æ	
	28		bed.	e 노 등	Xin	Xin I	, ix		xin I	Xin	Xin	
					$+\overline{-}$							
			xin	2 🗖 🗆			н	н	H	H	н	
Anywhere		Row	xin									
on this		A	(1/0 (1/0		IН	I H	н	н	H	H	н	
Row		8	(I/O (I/O				H	н			Н	
			(1/0		I FI	I FI		H			H	
		▲										



Project Verification

- Project Verification Methodology
- MAX+PLUS II Simulator
- Functional Simulation
- Timing Simulation
- Timing Analysis
Project Verification Methodology .mif .snf .hex .cm .vec **MAX+PLUS II MAX+PLUS II MAX+PLUS II** .scf **Timing Analyzer Simulator** Waveform Editor .log .tbl .tbl .tao .hst .sif





MAX+PLUS II Simulation

Create Simulation Stimulus

- Waveform
- Vector

Run Functional Simulation

- Fast compilation
- Logical model only, no logic synthesis
- All nodes are retained and can be simulated
- Outputs are updated without delay

Run Timing Simulation

- Slower compilation
- Timing model: logical & delay model
- Nodes may be synthesized away
- Outputs are updated after delay

Simulation Waveform

Stimulus Waveform

- Waveform Editor File (.scf)
- Control
 - Clock: Use built-in clock generator
 - Others: Hand drawn with overwrite/copy/paste/repeat
- Data
 - Counting patterns: Use built-in binary or gray code generator
 - Others: Enter with overwrite/copy/paste/repeat

Reference Compare waveform

- Waveform Editor File (.scf)
- Draw or save previous simulation result as reference waveform
- Use with Compare after new simulation run to verify output

Create Waveform Simulation Stimulus

- Open Waveform Editor
- Select Enter Nodes from SNF... from Node menu
- Enter Nodes into Selected Nodes & Groups field

Enter Nodes 95	R SNF		x
<u>N</u> ode / Group:			List
A <u>v</u> ailable Nod	les & Groups:		Selected Nodes & Groups:
x7 () x6 () x5 () x4 () x3 () x2 () x1 ()		= <u>></u>	reset (I)
Ê Î	Þ		T
Гуре 🚩 🔤			Preserve Existing Nodes
✓ Inputs	□ <u>R</u> egistered		Show All Node Name Synonyms
☑ O <u>u</u> tputs	Co <u>m</u> binatorial		
⊡ <u>G</u> roup	🗖 Memory Bit		Cl <u>e</u> ar
	Memory <u>W</u> ord		<u>O</u> K <u>C</u> ancel

Simulator Environment

🝿 MAX+plus II - d.\alters80\dsp_work\fir8			_ 🗆 🗙
MAX+plus II File Assign Options Initialize Window Hel	ļ 10.2 MRTA VE	ล	
		1	
Compiler			
Compiler Database Logic		Timing SNF	Accembler
Extr: Simulation Input: sween scf		Extractor	Assembler
Simulation Time: 100.1us	rp	t/ Snf	Pof +
St <u>a</u> rt Time: 0.0ns <u>E</u> nd Ti	ime: 100.1us		100
Use Device Oscillat	tion 0.0ns		
Setup/Hold	itch 0.0ns B1.04us	Interval: 31.04us	
		 I	
Info: Fit o	(+plus II - Simulator 🛛 🔀	35.0us	40.0us
Info: Fit	Project simulation was successful Circuit stabilized at 100.0689us		
vou Start Pause	Simulation ended at 100.1us Simulation coverage: 84%		
	0 errors 0 warnings		
u lecate ≥ 0 of 1 = y[171]			
	確定		L L
		J	

Grid Control

Snap to Grid

- On: waveforms drawn increments of grid size
- Off: waveforms can be drawn to any size



Draw Stimulus Waveform

- Highlight portion of waveform to change
- Overwrite with desired value (Group value or single bit)



Create Clock Waveform

Snap to Grid On: Clock Period is twice the grid size



Create Counting Pattern

Make sure your counting frequency matches your clock frequency



Grouping Signals and Set Radix

Highlight waveforms to be grouped

- MSB must be the top waveform
- Enter Group Name and set Radix Enter Group



Save the Waveform Stimulus File

- Save the waveform stimulus file with .scf extension
- MAX+PLUS II will use Project name as default file



Create Vector Simulation Stimulus



Save the Vector Stimulus File

Save the vector stimulus file with .vec extension

You must change the .vec extension since MAX+PLUS
 II defaults to .tdf extension for text files

MAX+plus II - o	c:\max2work\tutoria ie <u>E</u> dit <u>T</u> emplates <u>/</u>	I <mark>\filter - [Untitled1 - Text</mark> Assign <u>U</u> tilities <u>Options</u> <u>W</u>	Editor)	-0× -8×	Change the
	Floject	<u> </u>			extension to .vec
% UN: STOP	<u>N</u> ew Open	CHAO			
STOP	Delete File	Save As	X		
INTE	Retrie <u>v</u> e	File <u>N</u> ame: filter.vec			
INPU	<u>C</u> lose	Directory is: c:\max2wo	rk\tutorial		
PATTI	<u>Save</u> Save As	<u>F</u> iles: *.tdf	<u>D</u> irectories:		
01	<u>I</u> nfo	state_m.tdf	🗁 c:\		
	Create Default Symbo		max2work		
	Edit Symbol				
_	Create Default Includ				
	<u>P</u> rint				
	Print Setup		Dri <u>v</u> es:		
	<u>H</u> ierarchy				
	E <u>x</u> it MAX+plus II	Automatic Extension:	.tdf 💌		
Lline 7 Saves change:	Col 28 s to the current file	<u>0</u> K	<u>C</u> ancel		

Select Simulation Stimulus File

- Defaults to .scf file
- For vector input stimulus, set Vector Files Input to .vec file
 Set to .vec file

	Inputs/Outputs
WAX+plus II - c:\max2work\tuto MAX+plus II File Assign Options	Vector Files
MAX+plus II File I Project	Input (.scf or .vec): () [filter.vec
Graphic Editor	Output: filter.scf
Sym <u>b</u> ol Editor Sym <u>b</u> ol Editor Sym <u>b</u> ol Editor	Output Files
<u>I</u> ext Editor <u>W</u> aveform Editor Si Create Table File	□ <u>H</u> istory (.hst) C filter.hst □ New
Eloorplan Editor Si Execute Command Fil	□ Log (.log) C filter.log □ Ne₩
Simulator Hierarchy Project <u>T</u> op	Directory is: c:\max2work\tutorial
Timing Analyzer Exit MAX+plus II	Files: *.vec Directories
Message Proces:	hilter.vec 🦳 🗁 max2work
	manzine in terretaria
0	
Start Paus	Drives
Specifies the input SCF or Vector	<u>O</u> K <u>C</u> ancel

Specify Length of Simulation

Specify maximum length of simulation time with End Time

	🛑 MAX+nlus II	- c:\max2work\tutoria	\filter - Ifilter -	sef - Waveform Editor1	X
	📆 MAX+plus II	<u>File E</u> dit <u>V</u> iew <u>N</u> ode	<u>A</u> ssign <u>U</u> tilitie	es <u>O</u> ptions <u>W</u> indow <u>H</u> elp <u></u>	×
		Project	•		€
	Ref. 4	<u>N</u> ew <u>O</u> pen Delete File	Ctrl+O	s Interval: -40.0ns 40.0ns	
	🕀 Name:	Retrie <u>v</u> e		0.0ns 100.0ns 150.	ļ
	- clk	<u>C</u> lose	Ctrl+F4		Ī
	ᢇ rese	<u>S</u> ave Save <u>A</u> s	Ctrl+S		
	new	<u>I</u> nfo	Ctrl+l		
	Q 💕 x[7.	End <u>T</u> ime Co <u>m</u> pare		16 V	н
End T	ime	×			Ę.
<u>T</u> ime:	1.0us	 mbr	al		XXIEX
	<u>o</u> k	<u>C</u> ancel	e File	X	1
	▲ h[2.	<u>P</u> rint P <u>r</u> int Setup	Ctrl+P		
		<u>H</u> ierarchy	•		
	Specifies a r	E <u>x</u> it MAX+plus II	Alt+F4		

Run Functional Simulation

Click on Start then Open SCF to see result



MAX+PLUS II Functional Simulation

Use to verify operation of design

Advantage over Timing Simulation

- Fast compilation
- All nodes are retained and can be simulated
- Outputs are updated without delay
 - Most of the time, this makes figuring out cause and effect much easier

Disadvantages

- Logical model only, no logic synthesis
- No delays in simulation
 - Oscillations, glitches and other timing related errors do not show up

Run Timing Simulation

Click on Start then Open SCF to see result

MAX-aplus II., c:\may2work\tutorial\{	MAX+plus II - c:\max2work\tutoria	al\filter - [filter.scf - Waveform Editor]	- - ×
MAX+plus II File Edit View Node	<u>MAX+plus II File Edit View Node</u>	<u>Assign Utilities Options Window Help</u>	_ <u>_</u>
Hierarchy Display		<u> </u>	의 🔮
Graphic Editor	Ref: 13.6ns	Time: 202.0ns Interval: 188.4ns	<u> </u>
Symbol Ed			
I ext Editor MAX+plus II File Assign Options Ini	Name:	Value: 1 150.0ns 200.0n	s
	CIK		J L L
Compiler	in- reset	0	
Simulator	new	0	Ē
			\equiv
Guine Start Time: 0.0ns	next		1
	🖳 🗗 yvalid		
Vari 🗖 Setup/Hold	🗳 🖅 y[70]		Ż 🚺
Vari Check Outputs			$\overline{2}\sqrt{2}$
Vari	Sel[1.0]		<u>~</u> _N
Vari	Z		-
Var			<u> </u>
	Stop Ope <u>n</u> SCF	16	
4	- <u> </u>	Output change afte	r timinc
		dolov	
		uelay	

MAX+PLUS II Timing Simulation

- Used to debug timing related errors
- Advantages over Functional Simulation
 - Simulation of full synthesis result
 - Outputs change after timing delay
 - Detection of oscillations, glitches and other timing related errors are possible
 - Disadvantages
 - Longer compilation time
 - Combinatorial logic nodes cannot be simulated
 - Node may be transformed or removed
 - Only "Hard" nodes can be simulated
 - Timing delays make debugging more difficult because cause and effect relationships are harder to locate

Comparing Different Simulations

Compare Two Simulation Files

- Open first channel file
- Choose Compare under File menu
- Select the name of the second channel file with the Compare dialog box

Waveforms from the first channel file are drawn in black. Waveforms from the second channel file are drawn in red on top of the black waveforms. Deviations of second channel file can easier be spotted.

Project Simulation Recommendations

- Use built-in clock generator to create clock
- Use built-in count generator to create test pattern
- Use Functional Simulation to verify proper operation
- Use Timing Simulation to examine signal delay effects
- Use Compare function to verify output
- Use the dynamic link (Find Node in Design File) to go to source file to make any necessary corrections

Simulation Input & Output Files

Specify simulation input and output files

 You can specify SCF or VEC file as the source of simulation input vectors

Menu: File -> Inputs/Outputs...

- VEC file will be converted into SCF file by Simulator
- You can specify a history(*.hst) or log(*.log) file to record simulation commands and outputs
- During and after simulation, the simulation results are written to the SCF file, you can create another ASCII-format table file

Menu: File -> Create Table File...

- TBL file format is a subset of VEC file format
- A TBL file can be specified as a vector input file for another simulation

Jutput	Files
• [Project 🕨
	<u>N</u> ew Open Ctrl+O Delete File
File Menu	Create Ta <u>b</u> le File Execute <u>C</u> ommand File Inputs/Outputs
	Hierarchy Project <u>T</u> op Ctrl+T
Inputs/Outputs	Exit MAX+plus II Alt+F4
Output: ea Output Files Dutput Files Dutput Files Dutput Files Dutput Files Cutput Files Dutput Files	b_mem.scf nem.hst
Directory is: d:\altera80\ma: <u>F</u> iles: *.scf	x2work\tutorial Directories
chiptrip.scf cntss.scf eab_mem.scf finish.scf super1.scf	Image: Constraint of the second s
<u>0</u> K	<u>C</u> ancel

Memory Initialization

Initialize	<u>N</u> odes/Groups
Initialize	<u>M</u> emory

Save Initialization As... <u>R</u>estore Initialization...

Reset to Initial SNF Values

Initialize Menu

Give memory initialization values for functional simulation

To generate memory initialization values in Simulator

Menu: Initialize -> Initialize Memory...

 You can save the data in the Initialize Memory dialog box to a Hexadecimal File (*.hex) or Memory Initialization File (*.mif) for future use

Menu: Initialize -> Initialize Memory... -> Export File...

- An MIF is used as an input file for memory initialization in the Compiler and Simulator. You can also use a Hexadecimal File (.hex) to provide memory initialization data.
- You can load the memory initialization data for a memory block that is saved in a HEX or MIF file

Menu: Initialize -> Initialize Memory... -> Import File...

Ademony LPM_RAM_DQ:1laltram:sramlcontent vkdress: Value: 00 00	Initialize Memory	In	itia	lize	M	ler	no		y V	Vindo Import Memory Content File File <u>N</u> ame: *.mif	
O OCT O OCT Depth 256 O DEC O DEC Width (Bits): 16 O HEX Type: RAM Import File DK Cancel Export File File Name: mem1.mif Directory is: d:\altera80\max2work\tutorial Files: *.mif Directories: Import File Import File Import File Directory is: d:\altera80 Import File Directories: Import File Import File	<u>M</u> emory Address: 00 08 10 18 20 28 30 38 40 48 40 48 C BIN	ILPM_RAM_DQ:1 Value: 0000 0000 FFFF FFFF 0000 0000	1 altram: sram cor 0000 000 FFFF FFF 0000 000 FFFF FFF 0000 000 FFFF FFF 0000 000 FFFF FFF 0000 000 FFFF FFF 0000 000 FFFF FFF 0000 000 FFFF FFF	Ntent 0 0000 F FFFF 0 0000 F FFFF 10 0000 F FFFF 10 0000 F FFFF 10 0000 F FFFF 10 0000 F FFFF 10 0000 F FFFF	0000 FFFF 0000 FFFF 0000 FFFF 0000 FFFF 0000 FFFF	0000 FFFF 0000 FFFF 0000 FFFF 0000 FFFF 0000 FFFF	0000 FFFF 0000 FFFF 0000 FFFF 0000 FFFF			Directory is: d:\altera80 Files: mem1.mif Automatic E <u>x</u> tension:	Amax2work\tutorial <u>D</u> irectories: max2work max2work tutorial fusion fusion user.lib vsession Drives: d: .mif .mif .mex .mod
	О ОСТ О ДЕС ⊚ НЕХ <u>О</u> К	0 OCT 0 DEC @ HEX 	Depth Width (Bits): Type:	256 16 RAM		In L	itialize to mport File xport File	11s		Export Memory Content File File <u>Mame</u> : mem1.mif Directory is: d:\altera80' <u>Files: *.mif</u>	Amax2work\tutorial Directories:

Memory Initialization File Formats

Initialize Memory									×
<u>M</u> emory	ILPM_R	AM_DQ:	1 altram:sra	miconten	ł				•
Address:	Value:								
00 08 10 18 20 28 30 28	0000 FFFF 0000 FFFF 0000 FFFF 0000 FFFF	0000 FFFF 0000 FFFF 0000 FFFF 0000	0000 FFFF 0000 FFFF 0000 FFFF 0000 FFFF	0000 FFFF 0000 FFFF 0000 FFFF 0000	0000 FFFF 0000 FFFF 0000 FFFF 0000	0000 FFFF 0000 FFFF 0000 FFFF 0000	0000 FFFF 0000 FFFF 0000 FFFF 0000	0000 FFFF 0000 FFFF 0000 FFFF 0000	
40	0000	0000	0000	0000	0000	0000	0000	0000	
48	FFFF	FFFF	FFFF	FFFF	FFFF	FFFF	FFFF	FFFF	-
Addr <u>B</u> adix O BIN O OCT O DEC	Value O BIN O OCT O DEC	Radi <u>x</u> r	☐ List O - Memory Depth Width (ne Addre: v Info: — 2 Bits): 1	ss Per Lin 56 6	e	lni lni	itialize to itialize to	<u>0</u> 's <u>1</u> 's
© HEX	⊙ HEX	<	Туре:	R	AM				
					,			nport File	
<u>0</u> K		<u>C</u>	ancel				<u> </u>	xport File	

WIDTH = $16;$:020000000000fe
DEPTH = 256;	:02000100000fd
	:02000200000fc
ADDRESS RADIX = HEX	; :02000300000fb
DATA RADIX = HEX;	:020004000000fa
—	:02000500000f9
CONTENT BEGIN	:02000600000f8
0 : 0000;	:020007000000f7
1 : 0000;	:02000800ffff8
2 : 0000;	:02000900fffff7
3 : 0000;	:02000a00ffff6
4 : 0000;	:02000b00ffff5
5 : 0000;	:02000c00fffff4
6 : 0000;	:02000d00fffff3
7 : 0000;	:02000e00ffff2
8 : ffff;	:02000f00ffff1
9 : ffff;	•••
a : ffff;	:0200ff000000ff
b : ffff;	:0000001ff
c : ffff;	
d : ffff;	HEX file example
e : ffff;	
f : ffff;	
ff : 0000;	
END;	

MIF file example

MIF File Format

To edit a MIF file...

- MIF file is an ASCII text file that specifies the initial content of a memory block
 - You can create an MIF in the MAX+PLUS II Text Editor or any ASCII text editor
 - You can also very easily generate an MIF by exporting data from the Simulator's Initialize Memory dialog box

```
Example: 32;
                     % Memory depth and width are required
                                                                  00
WIDTH = 14;
                     % Enter a decimal number
                                                                  00
ADDRESS RADIX = HEX; % Address and value radixes are optional
                                                                 %
DATA RADIX = HEX;
                        % Enter BIN, DEC, ,OCT or HEX(default)
                                                                  00
-- Specify values for addresses, which can be single address or range
CONTENT
BEGIN
[0..F] : 3FFF; % Range--Every address from 0 to F = 3FFF %
        : F; % Single address--Address 6 = F
 6
                                                          8
        : F E 5; % Range starting from specific address
 8
                                                          8
                % Addr[8]=F, Addr[9]=E, Addr[A]=5
END ;
```

Notes for Compiling & Simulating RAM / ROM _ (1)

Remember: MAX+PLUS II Compiler uses MIF or HEX file(s) to create ROM or RAM initialization circuit in FLEX 10K EAB

- Specify the LPM_FILE parameter to a MIF or HEX file for each RAM and ROM block
 - Memory initialization file is optional for RAM
 - Using MIF files is recommended because its file format is simple

If the memory initial file does not exist when MAX+PLUS II Compiler is generating functional SNF file, you must initialize the memory by using Initialize Memory command before starting the functional simulation

- MAX+PLUS II Compiler reports an warning when it can't read the memory initialization file when processing Functional SNF Extractor
- However, the memory initialization file must exist when MAX+PLUS II processes Timing SNF Extractor

Notes for Compiling & Simulating RAM / ROM _ (2)

• If you do not have MIF or HEX files, do the following:

- Run MAX+PLUS II Compiler to generate a functional SNF file first
- Then invoke MAX+PLUS II Simulator, use Memory Initialization command to create memory content for each ROM or RAM block
- Export memory content to a MIF or HEX file
 - And now, you can perform functional simulation for your project
- Invoke MAX+PLUS II Compiler again, turn on "Timing SNF Extractor" and start complete compilation for FLEX 10K devices

Node/Group Initialization

Specify initial logic levels for nodes/ groups

 You can change the initial logic levels of registered nodes/groups in the SNF file for the project before you begin simulation

Menu: Initialize -> Initialize Nodes/Groups...

- You can also specify an initial state name for a group that represents a state machine.
- By default, all register outputs are initialized to 0 and pin inputs are initialized to the first logic level provided in the current SCF

Initialize Nodes/Groups	×
Node/Group: *	<u>L</u> ist
<u>V</u> alue: 1	Initiali <u>z</u> e
Nodes & Groups:	– Badix ––––
sram/segment0_0~A0.Q = 1	
sramsegment0_0_A1.g = 1	OBIN
sramisegment0_0~A3.Q = 1	OOCT
sram segment0_0~A4.Q = 0	ODEC
stamlsegmentΩ ∩~A5 Q = 0	⊙ HEX
🗆 S <u>h</u> ow All Node Name Synonyms	
_ Туре	
□ Inputs	
🗆 🖸 🛛 Uutputs 🗖 Combinatorial	<u>0</u> K
□ <u>A</u> ll □ <u>G</u> roup	<u>C</u> ancel

Saving Initialization Values

Save the initialization values to SIF file

 You can save current initialized node and group logic levels and memory values to a Simulation Initialization File(*.sif)

Menu: Initialize -> Save Initialization As...

• To retrieve initialized node, group, and memory values stored in a SIF file

Menu: Initialize -> Restore Initialization...

• To reset initial node, group, and memory values to the values stored in the SNF file

Menu: Initialize -> Reset to Initial SNF Values

 All register outputs are initialized to 0, and pin inputs are initialized to the first logic level provided in the current SCF file

Save Initialization As	×
File <u>N</u> ame: <u>eab_mem.s</u>	Ĩi
Directory is: d:\altera80)\max2work\tutorial
<u>F</u> iles: ∗.sif	Directories:
eab_mem.sif	🗁 altera80 🛛 🔺
	🗁 max2work 🔤
	👝 tutorial
	🛅 fusion
	🛅 user.lib
	🚞 vsession 💌
	Dri <u>v</u> es:
	🖃 d: 🔹
Automatic Extension:	.sif 💌
<u>0</u> K	<u>C</u> ancel

Creating Breakpoints

Specify simulation breakpoints

 You can create one or more breakpoints, each of which consists of one or more node value, group value, and time conditions

Menu: Options -> Breakpoints...

- Specify breakpoint conditions
 - .TIME variable in Node/Group list represents the simulation time
 - Operator:=, !=, >, <, >=, <=, >-> (transition)
 - A breakpoint can consist one or more conditions and must be given a unique name

	Breakp Hardwa User Li Color F Author Prefere:	oint are Setup braries Pal <u>e</u> tte ization Code nce <u>s</u>
*skpoint reakpoint Name: ab Conditions <u>N</u> ode/Group:	Operator: ¥alue:	<u>O</u> K <u>C</u> ancel
ram_we>->1 Radi <u>x</u> OBIN ODEC ODCT ⊙HEX	Add Condition	<u>D</u> elete C <u>h</u> ange Enable Disable
xisting Brea <u>k</u> points: ab;ram_we >-> 1; aa;.TIME = 5.Ous;	□ <u>S</u> ho w All Node N	ame Synonyms

Monitoring Options

Setup time & hold time

- You can instruct the Simulator to monitor all simulated nodes and groups for setup time and hold time violations
 - It's not available in functional simulation mode
 - In timing simulation linked simulation mode, setup and hold time violations are determined by the architecture of the device(s) being simulated

Glitch

- You can instruct the Simulator to monitor the logic levels of all simulated nodes and groups for glitches or spikes, i.e., two or more logic level changes that occur within a period less than or equal to the specified time
 - It's not available in functional simulation mode

Oscillation

- The Simulator can monitor all simulated nodes and groups for logic levels that do not stabilize within the specified time period after the most recent input vector has been applied
 - In functional simulation mode, oscillation option is always on and check only for nil-period oscillation

Project Simulation Summary

Two types of simulation

- Functional simulation
 - No logic synthesis
 - No delay model
 - All nodes can be simulated
- Timing simulation
 - Logic synthesis
 - Delay model
 - Only hard nodes can be simulated

Two types of stimulus file

- Waveform
- Vector

Simulation result is stored in .scf file




Project Timing Analysis

Timing Analyzer is a static timing analyzer Three forms of timing analysis

- *Registered Performance* calculates fastest possible internal clock frequency
- Delay Matrix calculates combinatorial delays
- Setup/Hold Matrix calculates setup & hold times for device flip-flops

Source of delay path can be located in

- Design file
- Floorplan Editor

Timing Analysis Source & Destination

Specify source/destination nodes for timing analysis

 The Timing Analyzer provides default timing tagging for sourd and destination nodes for each analysis mode

Menu: Node -> Timing Analysis Source...

Menu: Node -> Timing Analysis Destination...

Besides, vou can specify timing analysis source & destination

Timing Analysis Source	×	Irn	Timing Analysis Destination	×
Node Name: *	List	γ'nρ	Node Name: *	List
Available Nodes: aclr clk xin1 xin2 xin3 xin4 xin5 ↓	<u>S</u> elected Nodes: aclr clk ≤=		Available Nodes: fir_08tp:1 nb8tp:fir vecmu fir_08tp:1 nb8tp:fir vecmu fir_08tp:1 nb8tp:fir vecmu y1 y2 y3 u4 ▼	Selected Nodes: [fir_08tp:1]nb8tp:firlvecmt▲ y1 y2 y3 y4 y5 u6
Type ✓ <u>I</u> nputs <u>R</u> egistered ☐ O <u>u</u> tputs Co <u>m</u> binatorial <u>A</u> II	Show All Node Name Synonyms Cl <u>e</u> ar <u>O</u> K <u>C</u> ancel		Type ☐ <u>I</u> nputs ☑ <u>R</u> egistered ☑ O <u>u</u> tputs ☐ Co <u>m</u> binatorial ☐ <u>A</u> ll	Show All Node Name Synonyms <u>Cle</u> ar <u>O</u> K <u>C</u> ancel

 Timing Analysis Source...
 Ctrl+Alt+S

 Timing Analysis Destination...
 Ctrl+Alt+D

 Timing Analysis Cutoff...
 Ctrl+Alt+C

Node Menu

Registered Performance Analysis

- Calculates maximum internal register frequency
- Used to determine if design meets clock



Clock period = tco + delay + tsu + tskew Note: tskew is added to the clock period if destination clock edge is earlier than source clock edge

Run Registered Performance Analysis

Click on Start

Source/Destination, Clock period and Frequency of the longest path are displayed

Click on List Paths to trace delay path



Tracing Delay Path In Floorplan Editor

- Highlight Path of interest
- Check Locate in Floorplan Editor
- Click on Locate All
- Click on show pather

to display path

🕄 Messages - Timing Analyzer																	l ×	4								
Info: Delay path from ' state_m:2 filter~2' to '	aco	::13 y	'n1	1':	60).0	ns	[CI	oc	k p	eri	od	I: 6	1.	Ins	;]	ŀ	<u> </u>								
Info: Delay path from ' state_m:2 filter~1' to '		.1 31.	- 1	4 1 .				<u></u>						<u> </u>		.) 						1	1			
Info: Delay path from ' state_m:2 filter~2' to '	Ö	<u>"</u>		Ő					Ö	ö										Ö	Ö	Ö	Ő		Ô	
Info: Delay path from ' state_m:2 filter~1' to '													}		ł								1			
Info: Delay path from ' state_m:2 filter~2' to '		000000	ä	i	ä								i		i								i	i	崩	
Info: Delay path from ' state_m:2 filter~3' to '	-	:: 8	目	刞	目日				目		F	T	BĬ	٦ï					间	Î	Ī	刞	剧	믭	▋	a -
Info: Delay path from ' state_m:2 filter~1' to '				刞						B	I								旧	뭠	B	١				
Info: Delay path from ' state_m:2 filter~2' to '									Ø								10		10							
Info: Delay path from ' state_m:2 filter~3' to '	17	::: : ::::::::::::::::::::::::::::::::	뭙	믦	물		H		惽			ĤÌ	٦ï		i h											ła:
Info: Delay path from ' taps:8 ×n_30' to ' acc			EN,	刞	刞				間	E	Ϊİİ	đ	88	3					間	間	E		削	刞	H	
			믹				19	귀드	ē		믜	믜					10			모		므	믿	믜	믜	
▲ Message ▶ 1 of 10		:3	I	₽	a						I	削							Ī	II		I		削		
		- 60	븸	븽				빅뵨	唱		빙	빙									昌	븽	븸	빙	믜	5 -
Locate ► 0 of 16 Locate All								P P		-	-	7			1	1	9	-	-	-	-	-	_			
							T																			

Application of Registered Performance

- Use Registered Performance Analysis to see if design meets clock frequency requirement
- What to do if frequency is less than desired
 - Use List Path to display the worst case delays
 - Use Floorplan Editor to view the entire path
 - Are Logic Cells and pins scattered among different rows?
 - Can the Logic Cells benefit from carry/cascade chains (FLEX) or parallel expanders (MAX)?
 - Use Assignments (Clique, Logic Options, etc...) on the critical path to improve performance
 - If still less than desired, consider pipelining technique or different design implementations where appropriate

Delay Matrix Analysis

- Calculates combinatorial logic delays
- Typically used to evaluate input pin to output pin delay
- Internal point to point delay analysis is possible by setting node source and destination for



Delay Matrix Source and Destination

Set Source and Destination to be analyzed

MAX+; MAX+; MAX+;	olus II - c:\ma olus II <u>F</u> ile <u>N</u> o File ()	x2work\tutorial\ de Analysis Ass Timing Analysis <u>B</u> o Timing Analysis Do Timing Analysis Cu	filter - [Timing Analyzer] sign Utilities Options Window purce Ctrl+Alt+S estination Ctrl+Alt+D stination Ctrl+Alt+D toff Ctrl+Alt+C Timing Analysis Source	
		next	Node Name:	List
S u r c e	clk new reset x0	10.1ns	A <u>v</u> ailable Nodes:	<u>Selected Nodes:</u> ⇒
Tags o	r untags one o	<u>S</u> tart	Type ✓ Inputs ☐ Registere ☐ Outputs ☐ Combinat ☐ All	ed orial

Useful Analysis Options

Time Restrictions

- Show All Path
- Show Only Longest Paths
- Show Only Shortest Paths
- Cell Width
 - Control matrix display
- Cut Off I/O Pin Feedback
 - See next page
- Cut Off Clear & Preset Paths
 - No clear or preset delay analysis
- List Only Longest Path
 - List Path lists only longest path between two points

orial\filter - [Timin	g Analyzer]							
<u>A</u> ssign <u>U</u> tilities	Options Window Help							
) 📢 🛕 🚯	Time Restrictions 👔 👔							
Delay I Destin	Auto-Recalculate Cell <u>W</u> idth ✓ Cut Off I/O Pin Feedback ✓ Cut Off Clear & Preset Paths ✓ List Only Longest Path							
Time Restrictions	×							
Delay Matrix U Include Paths <u>Greater Th</u> <u>Less Than</u> O Show <u>A</u> ll Pa	ptions s man:: 0.0ns : 214.7483647ms ths engest Paths							
C Show Only S	Shortest Paths							
Registered Performance Options Image: Solution of Paths per Clock to List: Image: Solution of Paths per Clock to List:								
<u>O</u> K <u>C</u> ancel								

Cut Off I/O Pin Feedback

Used to break bi-directional pin from the analysis
When on, paths A and B true C false
When off, path A, B and C are true



Run Delay Matrix Analysis

- Select Delay Matrix Analysis and click on Start button
- Matrix shows all paths, longest path, or shortest path depending on Time Restrictions option selected



Setup/Hold Matrix Analysis

Setup/Hold Matrix calculates setup & hold times for device flip-flops





tsetup = tdata - tclock + tsetup

Hold

• thold = tclock - tdata + thold

Run Setup/Hold Matrix Analysis

Click on Start button

Setup/Hold times are displayed with respect to the clocks

(MAX+)	plus II - c:\max2	work\tutorial\fil	ter - [Timii	ng Analy	zer]		- 0 X
🚔 <u>M</u> AX+p	plus II <u>F</u> ile <u>N</u> ode	Analysis <u>A</u> ssig	n <u>U</u> tilities	Options	<u>W</u> indow	<u>H</u> elp	_ 8 ×
<u>∩</u> µ		Delay Matrix		31	ا 🔏 😢		M
		✓ <u>S</u> etup/Hold	Matrix		كالمتتقاط		<u> </u>
	Se	<u>R</u> egistered F	Performance	An	alysi	s	
		•	Clocks		-		
		clk					
	state_m:2 filter~4.						
n	new	2.7ns/0.0ns					
P							
ť	state_m:2 filter~5.						
S	new	2.7ns/0.0ns					•
•							F
	0		50			100	
	-					-	
		a					
		<u>S</u> tart	Stop		List Pati	1S	
Turns o	in the Setup/Hol	d Matrix timing	analysisı	mode			

Saving Timing Analysis Results

Save the current Timing Analyzer results to a TAO File

 Timing Analyzer can save the information in the current timing analysis display to an ASCII-format Timing Analyzer Output file (*.tao)

Menu: File -> Save Analysis As...



Listing & Locating Delay Paths

To trace delay paths or clock paths in the design file

- After you run a timing analysis, you can list selected signal paths and locate them in the original design file(s) for the project
- Select the matrix cell or clock, click List Paths
- Select one of the delay paths shown in Message Processor, and click $\underline{\tt Locate}$ to trace the path in the source file(s)

Listing & Locating Paths



Recommended Verification Flow

Functional simulation

· Perform functional simulation to verify the design functionality

Timing Analysis

- Perform static timing analysis to check overall performance
- Find the delay paths

Timing simulation

• Perform timing simulation to verify real-world design timing & functionality

On-board test

• Program FPGA/CPLD device(s) and test the function & timing in system

Timing Analysis Recommendations

- Use Timing Analyzer to locate performance bottleneck
- Use Registered Performance Analysis to determine internal clock frequency performance of the design
- Use Show Only Longest Path Time Restrictions in Delay Matrix to get the longest delay time from input pin to output pin
- Use List Path and Locate in Floorplan Editor to view worst case paths
- Use List Path and Locate to trace through path in design file

 Use assignments and recompile to fine-tune performance

Project Timing Analysis Summary

Timing Analyzer is a static timing analyzer
Three modes of Timing Analysis

- Registered Performance
- Delay Matrix
- Setup/Hold Matrix

Provides ability to trace path through Floorplan Editor or design file

Device Programming

- Programming Methods
- Altera Configuration EPROM Family
- Altera Programming Hardware
 - PL-ASAP2 Stand-Alone Programmer
 - BitBlaster Download Cable
 - ByteBlaster Download Cable

FLEX Device Configuration Schemes
 MAX+PLUS II Programmer



Altera Provide Method

Altera provide different methods for

- Program Device
 - MAX family
- Configure Device
 - FLEX family

MAX Device

Use Altera Stand Alone Programmer (ASAP2)

http://www.altera.com/html/products/asap2.html

Through JTAG port with ByteBlaster

- JTAG for Single Device (MAX or FLEX)
- JTAG Chain for Multiple Device (MAX & FLEX)
- JAM for Single/Multiple Device (MAX & FLEX)

3rd Programmer

- Data I/O
 - http://www.data-io.com
- BP MicroSystem
 - http://www.bpmicro.com

FLEX Device

Through JTAG port with ByteBlaster

- JTAG for Single Device (FLEX or MAX)
- JTAG Chain for Multiple Device (FLEX & MAX)

Through PS port with ByteBlaster

- FLEX for Single Device
- FLEX Chain for Multiple Device

Serial PROM

- EPC1 (1Mbits, good for 6K/8K/10K)
- EPC1441(441Kbits, good for 6K/8K/10K10, 10K20, 10K30)
- EPC1213 (213Kbits, only for 8K)
- EPC1064 (64Kbits, only for 8K)



Configuration File Sizes

FLEX device configuration file sizes

- Each FLEX device has a different size requirement for its configuration data, based on the number of SRAM cells in the device
- The following table summarizes the configuration file size required for each FLEX device
 - To calculate the amount of data storage space for multi-device configurations, simply add the file sizes for each FLEX device in the design

Device	Data Size(bits)	Device	Data Size(bits)
EPF8282A/V	40,000	EPF10K10	115,000
EPF8452A	64,000	EPF10K20	225,000
EPF8636A	96,000	EPF10K30	368,000
EPF8820A	128,000	EPF10K40	488,000
EPF81188A	192,000	EPF10K50	609,000
EPF81500A	250,000	EPF10K70	881,000
		EPF10K100	1.172.000

Altera Configuration EPROM Family

Altera's serial configuration EPROMs for FLEX devices

- Simple, easy-to-use 4-pin interface to FLEX devices
- Available in OTP packages: 8-pin PDIP, 20-pin PLCC and 32-pin TQFP
- Family member
 - EPC1064: 65,536 bit device with 5.0-V operation
 - EPC1064V: 65,536 bit device with 3.3-V operation
 - EPC1213: 212,942 bit device with 5.0-V operation
 - EPC1: 1,046,496 bit device with 5.0-V or 3.3-V operation

Configuration EPROM Block Diagram - (1) EPC1064, EPC1213, or EPC1 in FLEX 8000A mode

CLK DCLK -Address ENA Counter nRESET Address Decode Logic ⇒ nCASC nCS 🖂 EPROM Array DATA Shift -> DATA Register

Configuration EPROM Block Diagram₋₍₂₎

EPC1 in FLEX 10K mode



Altera Programming Hardware

Hardware to program and configure Altera devices

- For MAX 7000/E/S, MAX 9000 and Altera configuration EPROM(EPC- series) devices
 - Altera stand-alone programmer: PL-ASAP2 (PC platform)
 - 3rd-party universal programmer (PC platform)
- For MAX 7000S and MAX 9000 ISP, FLEX devices downloading
 - Altera BitBlaster download cable (RS-232 port)
 - Altera ByteBlaster download cable (parallel port of PC)
- Of course, you can use another 3rd-party universal programmer or download cable to program or configure Altera devices. In this chapter, we discuss Altera programming hardware only.

Altera Stand-Alone Programmer

PL-ASAP2: Altera stand-alone hardware programmer

- The Altera stand-alone programmer, PL-ASAP2, together with the appropriate programming adapters, supports device configuration and programming for Altera devices
 - All MAX devices
 - Altera serial configuration EPROM: EPC1/V, EPC1064/V, EPC1213
- PL-ASAP2 includes an LP6 Logic Programmer card, an MPU and software
 - LP6 card generates programming waveforms and voltages for the MPU
 - MPU(Master Programming Unit) connects to LP6 card via a 25-pin ribbon cable and is used together with an appropriate adapter to program Altera devices
 - Optional FLEX download cable for configuring FLEX devices



BitBlaster Download Cable

Altera BitBlaster serial download cable

- BitBlaster serial download cable allows PC and workstation users to
 - Program MAX 9000, MAX 7000S in-system via a standard RS-232 port
 - Configure FLEX devices in circuit via a standard RS-232 port
- BitBlaster provides two download modes
 - Passive Serial(PS) mode: used for configuring all FLEX devices
 - JTAG mode: industry-standard JTAG implementation for programming or configuring FLEX 10K, MAX 9000, and MAX 7000S devices
- BitBlaster status lights:
 - POWER: indicates a connection to the target system's power supply
 - DONE: indicates device configuration or programming is complete
 - BUSY: indicates device configuration or programming is in process
 - ERROR: indicates error detection during configuration or programming

Installing BitBlaster



ByteBlaster Download Cable

Altera ByteBlaster parallel port download cable

- ByteBlaster serial download cable allows PC users to
 - Program MAX 9000, MAX 7000S in-system via a standard parallel port
 - Configure FLEX devices in circuit via a standard parallel port
- ByteBlaster provides two download modes
 - Passive Serial(PS) mode: used for configuring all FLEX devices
 - JTAG mode: industry-standard JTAG implementation for programming or configuring FLEX 10K, MAX 9000, and MAX 7000S devices
- ByteBlaster download cable provides a fast and low-cost method for ISP and FLEX device configuration
- ByteBlaster download cable uses identical 10-pin circuit board connector as the BitBlaster serial download cable


BitBlaster & ByteBlaster Plug Connections

Dimensions are shown in inches.



Pin	PS Mode	JTAG Mode
1	DCLK	ТСК
2	GND	GND
3	CONF DONE	TDO
4	VCC –	VCC
5	nCONFIG	TMS
6	N.C.	N.C.
7	nSTATUS	N.C.
8	N.C.	N.C.
9	DATA0	TDI
10	GND	GND

FLEX Device Configuration Schemes

Passive Serial(PS) configuration with the download cable

- Single-device configuration
- Multiple-devices configuration

JTAG configuration with the download cable

Available for FLEX 10K and ISP devices only

Serial configuration EPROM configuration

- FLEX 8000A Active Serial(AS) configuration with serial configuration EPROM
- FLEX 10K Passive Serial(PS) configuration with EPC1 configuration EPROM

Parallel EPROM configuration

- FLEX 8000A Active Parallel Up(APU) or Active Parallel Down(APD) configuration
- Not available for FLEX 10K devices





FLEX10KSingle-DevicePSConfigurationwith theDownload Cable



PS. nCE pin of FLEX 10K device must connect to GND.





FLEX 8000A Configuration EPROM Configuration (AS Mode)



FLEX8000AMultipleConfigurationEPROMsConfiguration



FLEX 8000A Multi-Device Configuration EPROM Configuration



FLEX 10K Configuration EPROM Configuration (PS Mode)



FLEX 10K Multi-Device Configuration EPROM Configuration



FLEX8000AAPU&APDConfiguration





MAX+PLUS II Programmer

To program or configure Altera devices

- After the MAX+PLUS II Compiler has processed a project, it generates one or more programming files, which the Programmer uses to program or configure one or more devices
- The MAX+PLUS II Programmer allows you to program, verify, examine, blank-check, configure, and test Altera all MAX and FLEX devices and configuration EPROM
- With the Programmer and programming hardware--the Altera MPU, add-on cards, programming adapters, the FLEX download cable, the BitBlaster, or the ByteBlaster--you can easily create a working device in minutes



Device Programming Methodology



Programmer Operations

6 operations

- Program : programs data onto a blank MAX device or configuration EPROM
- Verify : verifies contents of a device against current programming data
- Examine : examines a device & stores the data in a temporary buffer
- Blank-Check : examines a device to ensure it is blank
- Test : functionally tests a programmed device
- Configure: downloads configuration data into the SRAM of one or more FLEX devices

Starting Programming

Program or configure the Altera device

Setup the hardware

Menu: Options -> Hardware Setup... -> Auto-Setup

- Specify the programming file
 Menu: File -> Select Programming File...
- Program or configure the device: just click on the Program Or Configure button

Hardware Setup			×
<u>H</u> ardware Type:	BitBlaster	•	<u>0</u> K
I/O Address:	LP5 + PL-MPU LP4/LP6 + PL-MPU BitBlaster ByteBlaster		<u>C</u> ancel
<u>B</u> aud Rate:	57600		Self-Lest
Para <u>l</u> lel Port:	NONE		

Select Programming File		×	
File <u>N</u> ame:			
Project Name is: uart			
Directory is: d:\altera80\max	2work\wkshop97\u	art	
Files: *.pof,*.sof,*.jed	<u>Directories:</u>		
uart.sof	C→ d:\ C→ altera80 C→ max2wor C→ wkshop Weshop Drives: C→ d:	rk 97 	
Show Only Current Project Files			
Show in Files List		OK	
C Programmer Object Files (*.pof)		ŪK	
C S <u>R</u> AM Object Files (*.sof)		<u>C</u> ancel	
O JEDEC Files (*.jed)			
• All Programming Files (*.jed, *.sof, *.pof)		Info	

Functional Test on Device

Functionally test the Altera device

- You can use an SCF or VEC file, or test vectors stored in the current programming file, to functionally test actual device outputs against simulation outputs
 - Functional testing is not available for SRAMbased FLEX devices
 - You can only test devices for single-device projects
 - You also cannot test projects that contain bidirectional buses
- After the device is programmed, select simulation input file

Menu: File -> Inputs/Outputs

- You can specify an output Programmer Log File(*.plf) to record the Programmer's activities
- Test the device: click on <u>Test</u> button

Inputs/Outputs	X		
Vector Input File			
✓ Input File: ⊙ uart	.scf		
• <u>Simulator Channel Fi</u>	es (*.scf)		
○ <u>V</u> ector Files (*.vec)			
Current Programming	File		
Output File			
□ Log (.plf): O uart.plf □ <u>N</u> ew			
Directory is: d:\altera80\ma	ax2work\wkshop97\uart		
<u>F</u> iles: *.scf	Directories:		
uart.scf	🗁 d:\		
	🗁 altera80		
	B max2work		
	wkshop97		
arc 🔤			
	Dri <u>v</u> es:		
	🖃 d: 🔹		
<u>0</u> K	<u>C</u> ancel		

Converting or Combining Programming Files

To convert or combine programming files

- You can combine and convert one or more SRAM Object Files(*.sof) into one of the following file formats, which support different FLEX device configuration schemes
 - Programmer Object File(*.pof)
 - Raw Binary File(*.rbf)
 - Tabular Text File(*.ttf)
 - Serial Bitstream File(*.sbf)
 - Hexadecimal (Intel-format) File(*.hex)

Menu: File -> Combine Programming Files.

С	ombine Programn	ning Files	X
Г	<u>I</u> nput Files —		
ŧ	File Name: 🛛	uart.sof	7
L	Add	Delete Addr <u>e</u> ss: 00000 Cou <u>n</u> t	
	Selected Files	s: O Down	
	d:\altera80\n	nax2work\wkshop97\uart\uart.sof Crder	-
	ا	Up Do <u>wn</u>	
	-Out <u>p</u> ut File —		
	File Name:	uart.hex	
S	File Forma <u>t</u> : EPRO <u>M</u> :	.hex (Single-Device) 🔽 .pof (Sequential) 🔺 🗖 Use Low-Voltage EPROM	
)irectory is: d:	hex (Bit-Slice)	
ļ	iles: *.hex	.ttf (Sequential)	
Γ		🗁 max2work 📃 🗌 Show Only	
		wkshop97 Project File	es
L		<u> </u>	

Configuring Multiple FLEX Devices

Configure multiple FLEX device with the download cable

- You can configure multiple FLEX devices in a FLEX chain with the download cable
 - By typing a command at a DOS command prompt to download configuration data from an SBF file through the BitBlaster

DOS Prompt: copy <design>.sbf COM1: (or COM2:)

- The SBF file can be created by using "Combine Programming File" command (under File Menu)
- By creating "multi-device FLEX chain" (under FLEX Menu) and using the Programmer to download configuration data from SOFs through the BitBlaster, ByteBlaster, or FLEX download cable
 - Multi-device FLEX chain: a series of FLEX devices through which configuration data is passed from device to device using the sequential Passive Serial configuration scheme

 Multi-Device FLEX Chain Multi-Device FLEX Chain Setup...
 Save FCF...
 Restore FCF...

FLEX Menu

Creating Multi-Device FLEX Chain

To configure multiple FLEX devices in a FLEX chain

- You can specify the order and names of SOFs for multiple FLEX devices in a chain Menu: FLEX -> Multi-Device FLEX Chain Setup...
- You can save the FLEX chain settings to an Flex Chain File(*.fcf) or restore the settings from a existing FCF file

Menu: FLEX -> Save FCF...

Menu: FLEX -> Restore FCF ...

 To turn on or off multi-device FLEX chai configuration mode

Menu: FLEX -> Multi-Device FLEX Ch.

 Click <u>Configure</u> button on Programm to start configuration

Multi-Device FLEX Chain Setup 🔀			
File <u>N</u> ame: d:\a	ltera80\max2work\wkshop97\uart\uart.sof	<u>0</u> K	
D <u>e</u> vice Names: 1 EPF10K10 2 EPF10K10 1	Programming File Names: d:\altera80\max2work\wkshop97\uart\r d:\altera80\max2work\wkshop97\uart\r	Jar <u>Lar</u> <u>A</u> dd <u>D</u> elete Order <u>Up</u>	
Project Name is:	uart	D o <u>w</u> n	
Directory is: <u>F</u> iles: *.sof uart.sof	d:\altera80\max2work\wkshop97\uart Directories: max2work wkshop97 uart Drives: d: v	☐ <u>S</u> how Only Project Files LEX Chain File Save FCF Restore FCF	

Programming Multiple JTAG Devices

Program or configure multiple JTAG devices with the download cable

- You can program or configure one or more MAX 9000, MAX 7000S, FLEX 10K devices, and other devices that support JTAG programming in a JTAG chain using the BitBlaster or ByteBlaster
 - The JTAG chain can contain any combination of Altera and non-Altera devices that comply with the IEEE 1149.1 JTAG specification, including some FLEX 8000 devices
 - By creating "multi-device JTAG chain" (under JTAG Menu) and using the Programmer to download configuration data from SOFs through the BitBlaster



JTAG Menu

Creating Multi-Device JTAG Chain

To program multiple devices in a JTAG chain

 You can select the names and sequence of devices in the JTAG chain, and optional associated programming files

Menu: JTAG -> Multi-Device JTAG Chain Setup...

You can save the JTAG chain settings to an JTAG Chain File(*.jcf) or restore the settings from a existing JCF file

Menu: JTAG -> Save JCF...

Menu: JTAG -> Restore JCF...

 To turn on or off multi-device JTAG chain programming mode

Menu: JTAG -> Multi-Device JTAG Chain

 Click <u>Configure</u> or <u>Program</u> butto on Programmer to start programming

Multi-Device JTAG Chain Setup		×	
De <u>v</u> ice Name:	Programming File Name:	пк	
EPF10K10	d:\altera80\max2work\wkshop97\uart\u		
JTAG Device Attributes	Select Programming File		
D <u>e</u> vice Names:	Programming File Names:		
1 EPF10K10 2 EPM7064S	d:\altera80\max2work\wkshop97\uart\ua d:\altera80\max2work\tutorial\chiptrip.po	<u>D</u> elete	
Chain		De <u>l</u> ete All	
pn			
List contains 2 devices with	total instruction register length of 20	D o <u>w</u> n	
Use Hardware JTAG Chain File Hardware has not been used to detect JTAG chain information <u>Save JCF</u>			
Detect J	TAG Chain <u>I</u> nfo	lestore JCF	

Details about Device Programming

Please refer to Altera document for details

- Altera Data Book
- Altera Data Sheet
 - dsconf_06.pdf: Configuration EPROMs for FLEX Devices
 - dsbit03.pdf: BitBlaster Serial Download Cable
 - dsbyte01.pdf: ByteBlaster Parallel Port Download Cable
- Altera Application Note & Application Brief
 - an033_03.pdf: Configuring FLEX 8000 Devices
 - an038_03.pdf: Configuring FLEX 8000 Devices
 - an059_01.pdf: Configuring FLEX 10K Devices
 - ab141_01.pdf: In-System Programmability in MAX 9000 Devices
 - ab145_01.pdf: Designing for In-System Programmability in MAX 7000S Devices
 - an039_03.pdf: JTAG Boundary Scan Testing in Altera Devices



Getting Help

◆CIC technical support: 周育徳

- Phone : (03)5773693 ext. 148
- Email : steven@.cic.edu.tw
- News : nsc.cic
- WWW : http://www.cic.edu.tw/chip_design/design_intr/altera/
- ftp-site : ftp://ftp.cic.edu.tw/pub (140.126.24.62) under /pub/doc/manual/Altera

To buy Altera chips, hardware or demo boards:

• Contact Galaxy Far East Corp. 茂綸公司楊樂麗小姐 (03)578-6766 ext. 220

Altera technical support on Internet

- WWW : http://www.altera.com
- FTP : ftp://ftp.altera.com (however, the international access may be slow)

MAX+plus II Lab

Fibonacci Generator

Lab 1 - myor8 I

◆ 用基本的邏輯閘兜電路

- File > New (Graphic Editor File .gdf)
- File > Save As... (myor8.gdf)
- File > Project... > Set Project to Current File

• 繪出下圖



Lab 1 - myor8 II

Save and Check

File > Project ... > Save & Check (Cltr + K)

Generate Symbol

• File > Create Default Symbol

View Symbol

• File > Open (myor8.sym)



Lab 2 - Disbounce I

◆用Schematic設計防止彈跳電路

- File > New (Graphic Editor File .gdf)
- File > Save As... (disbounce.gdf)
- File > Project... > Set Project to Current File
- · 繪出下頁電路, 請注意LPM_COUNTER的I/O與parameters的設定
- File > Project ... > Save & Check (Cltr + K)
- File > Create Default Symbol

Lab 2 - Disbounce II



Lab 3 - 7segment

◆用AHDL來設計七段	TITLE "SEVEN SEGMENT BCD CODE DECODE"; SUBDESIGN 7SEGMENT (
※UN石を丹中10時 电LPG ・ File > New	DATAIN[30] DISPLAY[60] :OUTF	:INPUT; PUT;	
 (Text Editor File - .tdf)) BEGIN TABLE		
 File > Save as 	0 =>	B"1000000";	
 (7segment.tdf) 	2 =>	B"0100100"; B"0110000";	
• 輸入AHDL	3 => 4 =>	B"0011001"; B"00100101";	
 File > Project > Save & Check (Cltr + K) 	5 => 6 => 7 =>	B"0000010"; B"1111000";	
File > Create Default	8 => 9 =>	B"0000000"; B"0010000";	
Symbol	10 => 11 =>	B"0001000"; B"0000011"; B"4000440"	
	12 => 13 =>	B"1000110"; B"0100001";	
	14 => 15 =>	B"0000110"; B"0001110";	
	END;		

Lab 4 - fib_top I

- File > New (Graphic Editor File .gdf)
- ◆依據下列數圖完成電路

File > Project > Save & Check (fib_top.v)

- File > New (Graphic Editor File .gdf)
- File > Save As... (fib_top.gdf)
- File > Project... > Set Project to Current File
- · 繪出下頁電路, 請注意LPM的I/O與parameters的設定
- File > Project ... > Save & Check (Cltr + K)
- File > Create Default Symbol

Lab 4 - fib_top II



Lab 4 - fib_top III


Lab 4 - fib_top IV





Lab 4 - fib_top V

LPM_ADD_SUB



Lab 5 - Compile I

	Device			
MAX+plus II > Compiler	Top of Hierarchy: d:\altera72\max2work\fib\fib_top.gdf	<u>0</u> K		
	Device <u>F</u> amily: FLEX10K	<u>C</u> ancel		
Assign > Device	Devices:			
	EPF10K20RC240-4	A <u>u</u> to Device		
 EPF10K20RC204-4 	AUTO EPF10K20RC240-4	Device Options		
Assign > Pin/Location/Chip		<u>E</u> dit Chips >>		
Pin/Location/Chip	Fastest Speed Grades			
Top of Hierarchy: d:\max2work\fib4up1\fib_top.gdf	Current Synthesis Regardless of Device or Spee	d <u>G</u> rade Changes		
Node Name:	<u>D</u> K			
Chip Name: fib_top	Cancel			
Chip Resource				
O Pin: Pin Type (Only for Special Cases);	<u>S</u> earch			
	gn De <u>v</u> ice			
OLA <u>B</u> /EAB: 🔽 OColu <u>m</u> n: 🔽 🗖 She	ow B <u>u</u> ried			
⊙ Anywhere on this Chip As:	signments			
Existing Pin/Location/Chip Assignments:	P.			
CLK > chip = fib_top; Input Pin = 91	By			
$DISPAU > chip = rib_top; Output Pin = 6$ DISPA1 > chip = fib_top; Output Pin = 7	ode Name			
DISPA2 > chip = fib_top; Output Pin = 8	ssignment			
DISPAS > chip = hb_top; Output Pin = 9 DISPA4 > chip = fib_top; Output Pin = 11	Add			
DISPA5 > chip = fib_top; Output Pin = 12				
	Delete			

Lab 5 - Compile II

Assign > Global Project Logic Synthesis

 Global Project Synthesis Style - FAST Global Project Logic Synthesis × Project Name is: d:\altera72\max2work\fib\fib_top.gdf Optimize - 10 (Speed) - Global Project Synthesis Style -Optimize 10 FAST Press "Start" ◄ 1 Define Synthesis Style ... Area Speed Compiler 🔚 MAX Device Synthesis Options Compiler Database Logic Multi-Level Synthesis for MAX 5000/7000 Devices Synthesizer Netlist Builder Fitter Multi-Level Synthesis for MAX 9000 Devices Extractor One-Hot State Machine Encoding rpt / cnf Automatic Global Automatic I/O Cell Registers 50 Clock Automatic Register Packing Clear Automatic Open-Drain Pins Preset Automatic Implement in EAB Start Output Enable 🗹 All 🛃 Messages - Compiler Warning: Timing characteristics of device EPF10K20RC240-4 are prelimina OK Cancel Message) 0 of 1 Locate in Floorplan Editor Help on Message Locate 0 of 0 Locate All

Lab 6 - Check Report File

Double click the Report File icon

◆觀察並記錄報告內容

- Total dedicated input pins used:
- Total I/O pins used:
- Total logic cells used:
- Total embedded cells used:
- Total EABs used:
- Memory Bits:
- Average fan-in:
- Total fan-in:

Lab 7 - Check Floorplan

MAX+plus II > Floorplan Editor

◆與 report file做比對

Ō	ïD	ò	Ō	Ō	Ō	Ō	Ō	Ō	Ō	Ō	ö	Ō	ö	ō	õ	ö	õ	Ö	ō	ō	ō	ō	Ō	Ō	ō	Ō	
Ō	 :i1! 000000	:::		:::=	:::	::	::	::	::	::	::	::	::			::		::	:::	:::	::	::	::	::			
Ō																											
0-																											
ċ																											
Ō																											8 8 8 8
Ō																											
ė																											
											::	::	::											::			

Lab 8 - Timing Simulation I

💫 Untitled 3 - Waveform Editor Create a SCF file Start: 0.0ns + + End: 1.Ous File > New (Waveform Editor File -50.0ns Name: Value: .scf) Insert nodes in SCF Double click on "name" • Insert Node Fill Node Name • RESET Node Name: I/O Type - TESTCLK, SEL, RESET, Default Value: 0 • OK Input Pin ENABLE, PREV[7..0], FIB[7..0], Cancel Output Pin NEXT[7..0], DISPA[6..0], O Buried Node DISPB[6..0] For Simulator Channel File (SCF) Only Node/Group: List Nodes & Groups from SNF: Туре RESET (I) OSCIN (I) Inputs Registered ENABLE (I) Cutputs Combinatorial CLK (II) SCANSEL5 (0) Group Memory Bit SCANSEL4 (0) SCANSEL3 (0) Memory Word SCANSEL2 (0) SCANSEL1 (0) Show All Node Name Synonyms

Lab 8 - Timing Simulation II

Change Grid Size

• Options > Grid Size (20.0ns)

Set End Time

• File > End Time (5us)

Draw Waveforms

- TESTCLK (clock, period 40ns)
- SEL (0)
- RESET (0ns 0, 120ns 1, 1.0us 0, 1.12ns 1)
- ENABLE (0ns 1, 1.6us 0, 2.0us 1)

Save SCF File

• File > Save as (fib_top.scf)

Run Simulator

- MAX+plus II > Simulator
- Press "Start" ______
- Press "Open SCF" —

)	Simulator: Timing Simulation Simulation Input: fib_top Simulation Time: 5.0us Start Time: 0.0ns Use Device Setup/Hol <u>d</u> Check Outputs	.scf <u>E</u> nd Time: Osci <u>l</u> lation <u>G</u> litch	× 5.0us 0.0ns 0.0ns
	<u>0</u>	50	100
	<u>Start</u> <u>Pause</u>	Stop	Open SCF

Lab 8 - Timing Simulation III

式 fib_top.scf - Wavef	`orm Editor										_ 🗆 🗵
Ref: 420.0ns		♦ ♦ Time:	78.0ns		Interval	: -342.0)ns				
Name:	_Value:	80.0ns	120.0r	ns 160.	Ons	200.0ns	240.0)ns 280	.Ons 32	20.0ns 3	60.0ns
INTESTCLK	T 1										
🗊 – SEL	0										
m- RESET	1										
III- ENABLE	1										
	Н 08		0	0			01		02	χ οз	(05)
@₩ FIB[70]	HOD		00			01		02)	03	X 05	X 08
	H 15		01		X - X 0	1 X	02	03	05	08	
	-					10	00000				
🖅 DISPB[60]	-		1000	000		X	111100	01	0100100	0110000	
											▼ ↓

Lab 9 - Timing Analysis I

MAX+plus II > Timing Analyzer

Analysis > Delay Matrix

• Press "Start"

*	Fiming Analyzer					_ 🗆 🗡
			Delay Ma	atrix		
			Destination	1		
		DISPA0	DISPA1	DISPA2	DISPA3	DISPA4
	CLK	55.7ns/56.3ns	55.7ns/56.3ns	55.7ns/56.3ns	55.6ns/56.2ns	55.6ns/5
	ENABLE					
S	KEYIN					
o	RESET					
u r	SEL	36.5ns/37.1ns	36.5ns/37.1ns	36.5ns/37.1ns	36.4ns/37.0ns	36.4ns/3
c	TESTCLK	33.9ns/34.5ns	33.9ns/34.5ns	33.9ns/34.5ns	33.8ns/34.4ns	33.8ns/3
е						
						-
•						►
		0	50		100	
		<u>S</u> tart	Stop	List P	aths	
		<u>S</u> tart	Stop	List P	aths	

Lab 9 - Timing Analysis II

Analysis > Setup/Hold Matrix

• Press "Start"

Analysis > Registered Performance

• Press "Start"

11035 01011	🎬 Timing Analyzer					
🏩 Timing Analyzer 📃 🗌	×	Setu	p/Hold Tin	ne Analys	sis	^
Degistered Performance			Clocks			
Registered Performance		CLK	SEL	TESTCLK		
Clock: TESTCLK (10 paths)	llpm_dff:5ldffs0.Q					
Source: lpm_dff:6 dffs6.Q Destination: lpm_dff:5 dffs7.Q	ENABLE		0.0ns/6.2ns	0.0ns/3.6ns		
	lpm_dff:5ldffs1.Q					
40 120-	ENABLE		0.0ns/6.2ns	0.0ns/3.6ns		
	lpm_dff:5ldffs2.Q					
0 160 MHz	ENABLE		0.0ns/6.5ns	0.0ns/3.9ns		
Clock period: 23.5ns						► ►
Frequency: 42.55MHz	_	0	50		100	
0 50 100		<u>S</u> ta	urt S <u>t</u> op	List Pa	aths	
<u>Start</u> Stop List Paths						

Lab 10 - Programmer I



• 適當連接 Byteblaster, UP1, Adapter, Parallel Port

◆開啓 Programmer

MAX+PLUS II > Programmer

◆設定 Byteblaster

Options > Hardware Setup

◆設定 Multi-Device JTAG Chain

- JTAG > Multi-Device JTAG Chain
- 選定之後會在該選向前出現打勾的符號

◆設定 Multi-Device JTAG Chain Setup

- JTAG > Multi-Device JTAG Chain Setup...
- Device Name 10K20
- Programming File Name fib_top.sof
 - 記得要按 Add





Lab 10 - Programmer II

• Click "Detect JTAG Chain Info", 如果沒有問題, 將出現下面訊息





 Click "Configure" in Programmer Window



fulti-Device JTAG Chain Setup 🔀							
De <u>v</u> ice Name:	Programming File Name:	ок (
EPF10K20	d:\max2work\fib4up1\fib_top.sof						
JTAG Device Attributes	Select Programming File	<u><u> </u></u>					
 D <u>e</u> vice Names:	Programming File Names:						
1 EPF10K20	d:\max2work\fib4up1\fib_top.sof	<u>D</u> elete					
		Delete All					
		Order					
		<u>U</u> р					
List contains 1 devices with total instruction register length of 10							
Use Hardware		JTAG Chain File					
Hardware has not been use	Save JCF						
Detect	JTAG Chain Info	<u>R</u> estore JCF					

Pin Assignment

SEL : **PIN** = 39; CLK : INPUT_PIN = 91; **KEYIN : PIN = 28; DISPB6 : OUTPUT_PIN = 24; DISPB5** : **OUTPUT_PIN = 23**; **DISPB4** : **OUTPUT_PIN = 21**; **DISPB2** : **OUTPUT_PIN = 19**; **DISPB3 : OUTPUT_PIN = 20; DISPB1 : OUTPUT_PIN = 18; DISPB0 : OUTPUT_PIN = 17;**

DISPA6 : OUTPUT_PIN = 13; DISPA5 : OUTPUT_PIN = 12; DISPA4 : **OUTPUT_PIN** = 11; **DISPA3 : OUTPUT PIN = 9; DISPA2 : OUTPUT PIN = 8; DISPA1 : OUTPUT_PIN = 7; DISPA0 : OUTPUT_PIN = 6; ENABLE : INPUT_PIN = 40; RESET : INPUT PIN = 41;**