

RAM Initialization and ROM Emulation in $ProASIC^{\underline{PLUS}}$ Devices

Introduction

 $ProASIC^{PLUS}$ FPGAs are reprogrammable and live at power-up and therefore offer a single-chip solution for programmable logic applications. The $ProASIC^{PLUS}$ device architecture includes dedicated embedded SRAM memory blocks. The $ProASIC^{PLUS}$ embedded SRAM blocks have the flexibility of being initialized through the JTAG port. The initialized memory blocks can also be used as read-only memories.

LiberoTM Integrated Design Environment (IDE) software allows users to define the initialized RAM data for simulation purposes. This document describes the procedure and requirements for initializing the memory blocks of the device using the test access port (JTAG TAP).

RAM Initialization

The initialization data needs to be loaded into the ProASIC^{PLUS} FPGA through JTAG pins. Interfacing the TAP to the device logic core is done through an embedded hard macro called UJTAG. The UJTAG macro is implemented in unused I/O tiles, and therefore, it does not consume any of the core logic tiles. The core-accessible ports of the UJTAG macro provide access to the contents of the TAP Instruction Register and TAP Controller states as well as the JTAG pins TDI, TDO, and TCK. For more information on the UJTAG macro and its ports, please refer to Actel's *ProASIC*^{PLUS} *PLL Dynamic Reconfiguration Using JTAG* application note.

Values 16 to 127 of the JTAG TAP Instruction Register (IR) are user-defined OPCODEs and are not reserved. The user can select any of these OPCODEs to define instructions for different stages of the RAM initialization process. (For example, the designer can define an IR OPCODE of 34 to start the RAM initialization process and 35 to stop it). This will be discussed further in the following sections.

UJTAG and RAM Block Interface

A user interface is required to receive the user command, initialization data, and clock from the UJTAG macro. The interface must synchronize and load the data into the correct RAM block of the design. The main outputs of the user interface block are the following:

• Memory block chip select: Selects a memory block of the design to be initialized. The chip select signals for each memory block can be generated from different

user-defined opcodes or simple logic such as a ring counter (see below).

- Memory block write address: Identifies the address of the memory cell that needs to be initialized.
- Memory block write data: The interface block receives the data serially from the UTDI port of the UJTAG macro and loads it in parallel into the write data ports of the memory blocks.
- Memory block write clock: Drives the WCLK of the memory block and synchronizes the write data, write address, and chip-select signals.

Figure 1 on page 2 shows the user interface between the UJTAG and the memory blocks.

An important component of the interface between the UJTAG macro and the RAM blocks is a serial-in/parallel-out shift register. The width of the shift register should equal the data width of the RAM blocks. The data arrives serially through the UTDI output of the UJTAG macro. The data needs to be shifted into a shift register clocked by the JTAG clock (provided at the UDRCK output of the UJTAG macro). Then, after the shift register is fully loaded, the data needs to be transferred to the write data port of the RAM block. In order to synchronize the write data loading with the write address and write clock, the output of the shift register can be pipelined before driving the RAM block.

The write address can be generated in different ways. It can be imported through the TAP using a different instruction opcode and another shift register or generated internally using a simple counter. Using a counter to generate the address bits and sweep through the address range of the RAM blocks is recommended, since it reduces the complexity of the user interface block and the board-level JTAG driver. Moreover, using an internal counter for address generation speeds up the initialization procedure since the user only needs to import the data through the JTAG ports.

The designer may use different methods to select among the multiple RAM blocks. Using counters along with De-Multiplexers is one approach to set the Write Enable signals. Basically, the number of RAM blocks needing initialization determines the most efficient approach. For example, if all the blocks are initialized with the same data, one enable signal is enough to activate the write procedure for all of them at the same time. Another alterative is to use



different opcodes to initialize each memory block. For a small number of RAM blocks, using counters is an optimal choice. For example, a ring counter can be used to select among multiple RAM blocks. The clock driver of this counter needs to be controlled by the address generation process. Once the addressing of one block is finished, a clock pulse is sent to the ring counter to select the next memory block.

Figure 2 presents a simple block diagram of an interface block between UJTAG and RAM blocks.



Figure 1 • Interfacing TAP Ports and RAM Blocks



Figure 2 • The Block Diagram of a Sample User Interface



In the circuit of Figure 2 on page 2, the shift register is enabled by the UDRSH output of the UJTAG macro. The counters and chip-select outputs are controlled by the value of the TAP instruction register. The comparison block compares the UIREG value with the "start initialization" opcode value (defined by user). If the result is true, the counters start to generate addresses and activate the WEN inputs of appropriate RAM blocks.

The UDRUPD output of the UJTAG macro, also shown in Figure 2 on page 2, is used for generating the write clock (WCLK) and synchronizing the data register and address counter with WCLK. UDRUPD is high when the TAP Controller is in the "Data Register Update" state, which is an indication of completing the loading of one data word. Once the TAP Controller goes into the Data Register Update state, the UDRUPD output of the UJTAG macro goes high, and therefore, the pipeline register and the address counter place the proper data and address on the outputs of the interface block. Meanwhile, WCLK is defined as the inverted UDRUPD. This will provide enough time (equal to the UDRUP high time) for the data and address to be placed at the proper ports of the RAM block before the rising edge of WCLK. The inverter is not required if the RAM blocks are clocked at the falling edge of the write clock. An example of this is illustrated in the following section.

Designers can use placement constraints to group the interface block cells in a predefined area of the die. This will isolate the RAM initialization logic from the main design. For information regarding the ProASIC^{PLUS} placement constraints, please refer to the *Designer* user's guide.

An Example of RAM Initialization

This section of the document presents a sample design in which a 4x4 RAM block is being initialized through JTAG ports. A test feature has been implemented in the design to read back the contents of the RAM after initialization to verify the procedure.

The interface block of this example performs two major functions – initialization of the RAM block and running a test procedure to read back the contents. The clock output of the interface is either the write clock (for initialization) or the read clock (for reading back the contents). The Verilog code for the interface block is included in the "Appendix" on page 5.

In the example, declaring the JTAG port in the top-level module is for simulation purposes. Without those ports, instantiation of the UJTAG macro is enough for Designer software to connect the TAP to the inputs of the UJTAG during place-and-route. Declaration of the JTAG ports in the top module of the design will cause the synthesis tool to instantiate input and output buffers for these ports, which will cause error in Designer since these are not regular I/O pins. To avoid such problems, the user can remove the TAP from the top module during synthesis or remove the I/O buffers from the netlist before importing them into Designer. However, the first solution is easier and will not break the design flow integration.

Figure 3 shows the simulation results for the initialization step of the example design.

🖶 wave - default								
File Edit Cursor Zoom Bookmark Format	Window							
🗃 🖬 🍯 🕴 🔉 🖻 🛍 丨 📐 💥 🛛 🛨	→	ତ୍ତ୍ ପ୍ ପ୍	d 📴 🕴		1 II 🕅			
	-No Dat							
	-No Dat			1				
/testbench/TRSTB	-No Dat							
🕘 /testbench/TMS	-No Dat							
🕘 /testbench/TCK	-No Dat						הההההההה	Π
🅘 /testbench/TD0	-No Dat						J	
🅘 /testbench/test	-No Dat							
🅘 /testbench/test_clk	-No Dat	תתתתתתת		תתתתתתת				Π
🕘 /testbench/top_init_0/init_block/clk_out	-No Dat							
⊕- /testbench/top_init_0/init_block/WD	-No Dat				-(0000)	<u>0001 (00</u>	10)0011	
⊕_ /testbench/top_init_0/init_block/wr_addr	-No Dat	11			<u>, 100 (</u>	<u>D1 (10</u>	(11	
/testbench/top_init_0/init_block/enable	-No Dat							

Figure 3 • Simulation of Initialization Step



The CLK_OUT signal, which is the clock output of the interface block, is the inverted DR_UPDATE output of the UJTAG macro. It is clear that it gives sufficient time (the TAP Controller is in the Data Register Update state) for the write address and data to become stable before loading them into the RAM block.

Figure 4 presents the test procedure of the example. The data read back from the memory block matches the written data, thus verifying the correct functionality of the design.



Note: The CLK_OUT output of the interface carries the read clock into the RAM.

Figure 4 • Simulation of the Test Procedure of the Example

ROM Emulation in ProASIC^{PLUS} Devices

The ROM emulation application in ProASIC^{PLUS} devices is based on RAM block initialization. If the user's main design only has access to the read ports of the RAM block (RADDR, RD, RCLK and REN) and the contents of the RAM are already initialized through the TAP, then the memory blocks will emulate ROM functionality for the core design. In this case, the write ports of the RAM blocks are only accessed by the user interface block and the interface is only activated by the TAP Instruction Register contents.

Users should note that the contents of the SRAM blocks are lost in the absence of applied power. During each power-up cycle, the initial data of the RAM should be loaded into the device through JTAG.

Conclusion

ProASIC^{PLUS} devices contain embedded dual-port RAM blocks. The blocks can be cascaded together to form deeper and wider memory blocks. These RAM blocks offer the flexibility of being initialized through JTAG pins. The initialization data is passed into the TAP and a user interface block is required to synchronize the initialization information.

The initialized memory blocks can be used in ROM emulation applications where the user's design only reads from the memory blocks and the data remains intact. Users can reinitialize the RAM blocks or modify their contents through JTAG by applying the appropriate signals to the TAP of the device.



Appendix

```
Interface Block
                                                        0 : clk out = !data update;
`define Initialize start 8'h22 //INITIALIZA-
                                                        default : clk out = 1'b1;
TION START COMMAND VALUE
                                                      endcase
`define Initialize stop 8'h23 //INITIALIZA-
TION START COMMAND VALUE
                                                    end
module interface(IR, rst n, data shift,
clk_in, data_update, din_ser, dout ser, test,
                                                  assign test active = test && (IR == 8'h23);
test out, test clk, clk out, wr en, rd en, write
word, read word, rd addr,
                                                  assign enable = (IR == 8'h22);
                 wr addr);
                                                  assign wr en = !enable;
input [7:0] IR;
input [3:0] read_word; //RAM DATA READ BACK
                                                  assign rd en = !test active;
input rst_n, data_shift, clk_in, data_update,
                                                  assign test out = read word;
din ser; //INITIALIZATION SIGNALS
input test, test clk; //TEST PROCEDURE CLOCK
                                                  assign dout_ser = Q_out[3];
AND COMMAND INPUT
                                                  //4-bit SIN/POUT SHIFT REGISTER
output [3:0] test out; //READ DATA
                                                  shift_reg data_shift_reg
output [3:0] write word; //WRITE DATA
                                                  (.Shiften(data_shift), .Shiftin(din ser),
output [1:0] rd_addr; //READ ADDRESS
                                                  .Clock(clk_in), .Q(Q_out));
output [1:0] wr addr; //WRITE ADDRESS
                                                  //4-bit PIPELINE REGISTER
output dout ser; //TDO DRIVER
                                                  D_pipeline pipeline_reg (.Data(Q_out),
                                                  .Clock(data_update), .Q(write_word));
output clk out, wr en, rd en;
                                                  11
wire [3:0] write word;
                                                  addr counter counter 1 (.Clock(data update),
wire [1:0] rd addr;
                                                  .Q(wr addr), .Aset(rst n), .Enable(enable));
wire [1:0] wr addr;
wire [3:0] Q out;
                                                  addr counter counter 2 (.Clock(test clk),
wire enable, test active;
                                                  .Q(rd addr), .Aset(rst n), .En-
                                                  able(test_active));
reg clk_out;
                                                  endmodule
//SELECT CLOCK FOR INITIALIZATION OR READBACK
TEST
                                                  The Appendix of this document includes the Verilog code
                                                  for the counter, shift register, pipeline register and the
                                                  memory blocks.
always @(enable or test clk or data update)
                                                  The following is a sample wrapper, which connects the
  begin
                                                  interface block to the UJTAG and the memory blocks:
                                                  // WRAPPER
    case ({test active})
                                                  module top init (TDI, TRSTB, TMS, TCK, TDO,
                                                  test, test_clk, test_out);
      1 : clk out = test clk ;
```



```
input TDI, TRSTB, TMS, TCK;
                                                    output [1:0] Q;
output TDO;
                                                    input Aset;
input test, test clk;
                                                    input Enable;
output [3:0] test out;
                                                    reg [1:0] Qaux;
wire [7:0] IR;
wire reset, DR shift, DR cap, init clk,
                                                   always @ (posedge Clock or negedge Aset)
DR_update, data_in, data_out;
                                                   begin
wire clk out, wen, ren;
wire [3:0] word in, word out;
                                                      if (!Aset)
wire [1:0] write_addr, read_addr;
                                                        Qaux <= 2'b11;
                                                      else if (Enable)
UJTAG UJTAG U1
                                                        Qaux <= Qaux + 1;</pre>
(.UIREG0(IR[0]),.UIREG1(IR[1]),.UIREG2(IR[2]
),.UIREG3(IR[3]),.UIREG4(IR[4]),
                                                    end
.UIREG5(IR[5]),.UIREG6(IR[6]),.UIREG7(IR[7])
,.URSTB(re-
set),.UDRSH(DR_shift),.UDRCAP(DR_cap),.UDRCK
                                                    assign Q = Qaux;
(init_clk),
                 .UDRUPD(DR update),.UT-
DI(data in),.TDI(TDI),.TMS(TMS),.TCK(TCK),
                                                 endmodule
                 .TRSTB(TRSTB), .TDO(TDO), .UT-
DO(data_out));
                                                  Pipeline Register:
                                                 module D pipeline (Data, Clock, Q);
mem block RAM block (.DO(word out),
.RCLOCK(clk out), .WCLOCK(clk out),
.DI(word in), .WRB(wen),
                                                    input [3:0] Data;
                      .RDB(ren), .WAD-
                                                    input Clock;
DR(write_addr), .RADDR(read_addr));
                                                    output [3:0] Q;
interface init_block (.IR(IR), .rst_n(reset),
                                                   reg [3:0] Q;
.data_shift(DR_shift), .clk_in(init_clk),
                                                   always @ (posedge Clock)
                    .data update(DR update),
.din ser(data_in), .dout_ser(data_out),
                                                      Q <= Data;
.test(test),
                       .test out(test out),
.test_clk(test_clk), .clk_out(clk_out),
                                                  endmodule
.wr_en(wen),
                                                  4x4 RAM Block (Created by ACTgen Macro
                       .rd en(ren),
                                                  Builder)
.write_word(word_in), .read_word(word_out),
                                                 module mem block(DO, RCLOCK, WCLOCK, DI, WRB,
.rd addr(read addr),
                                                 RDB, WADDR, RADDR);
                       .wr addr(write addr));
                                                 output [3:0] DO;
                                                  input RCLOCK;
endmodule
                                                  input WCLOCK;
Address Counter
                                                  input [3:0] DI;
module addr counter (Clock, Q, Aset, Enable);
                                                  input WRB;
                                                  input RDB;
  input Clock;
                                                  input [1:0] WADDR;
```



input [1:0] RADDR;

GND U1(.Y(VSS));

RAM256x9SSR M0(.RCLKS(RCLOCK), .WCLKS(WCLOCK), .DO8(), .DO7(), .DO6(), .DO5(), .DO4(),

.DO3(DO[3]), .DO2(DO[2]), .DO1(DO[1]), .DO0(DO[0]), .DOS(), .WPE(), .RPE(), .WADDR7(VSS), .WADDR6(VSS),

.WADDR5(VSS), .WADDR4(VSS), .WADDR3(VSS), .WADDR2(VSS), .WADDR1(WAD-DR[1]), .WADDR0(WADDR[0]),

.RADDR7(VSS), .RADDR6(VSS), .RADDR5(VSS), .RADDR4(VSS), .RADDR3(VSS), .RADDR2(VSS),

.RADDR1(RADDR[1]), .RADDR0(RADDR[0]), .DI8(VSS), .DI7(VSS), .DI6(VSS), .DI5(VSS), .DI4(VSS),

.DI3(DI[3]), .DI2(DI[2]), .DI1(DI[1]), .DI0(DI[0]), .WRB(WRB), .RDB(RDB), .WBLKB(VSS), .RBLKB(VSS),

.PARODD(VSS), .DIS(VSS));

endmodule

Actel and the Actel logo are registered trademarks of Actel Corporation. All other trademarks are the property of their owners.



http://www.actel.com

Actel Europe Ltd.

Maxfli Court, Riverside Way Camberley, Surrey GU15 3YL United Kingdom Tel: +44 (0)1276 401450 Fax: +44 (0)1276 401490 Actel Corporation 955 East Arques Avenue Sunnyvale, California 94086 USA Tel: (408) 739-1010 Fax: (408) 739-1540 Actel Asia-Pacific

EXOS Ebisu Bldg. 4F 1-24-14 Ebisu Shibuya-ku Tokyo 150 Japan **Tel:** +81-(0)3-3445-7671 **Fax:** +81-(0)3-3445-7668