

### Features


- ❑ 100% 68HC05 machine and source code compatible Verilog microcontroller soft core.
- ❑ Pipeline architecture executes many instructions at least two times faster than the industry standard 68HC05.
- ❑ 24.5 MHz (12.25 MIPS) operation when implemented in an ACTEL ProASIC<sup>PLUS</sup>.
- ❑ Optional 8 X 8 unsigned multiply and accumulate in just 40ns at 50MHz.
- ❑ Up to six separate interrupt request inputs, each with its own vector.
- ❑ Total of 3 to 14 kbytes of internal program/data RAM (APA075 - APA450 respectively).
- ❑ Up to 64k bytes of external addressing. Optional Extended Addressing circuit extends address reach to 4 mega bytes.
- ❑ Core and peripherals available in synthesizable Verilog RTL, Verilog netlist, or Schematic level format.
- ❑ On-chip JTAG accessible real-time debug logic module enables on-the-fly examination and editing of programs and data with zero software overhead.
- ❑ Compatible with Domain Technologies BoxView high level language debugger and JTAG controller pods, and both Byte Craft and COSMIC C compiler.
- ❑ Low cost, royalty-free, Q68HC05xx Verilog netlist library license includes QuickCores Q68HC05xx CPU, PIO, PIO with key wake-ups, counter/timer circuit, asynchronous serial communications interface, extended addressing circuit, various sizes of RAM blocks, example top level design Verilog source code, .S19 to .v conversion utility, example Verilog test fixture and BoxView C Language Source Level Debug software for use with QuickCores MUSKETEER™.

QuickRISC, bByte, bbyte, QuickMCU QuickCore, Q90, MUSKETEER and are trademarks of QuickCores IP.

ProASIC<sup>PLUS</sup> and Libero are trademarks of ACTEL Corporation.

BoxView and BoxServer are trademarks of Domain Technologies, Inc.

### 24.5 MHz Q68HC05xx QuickMCU™ (ACTEL ProASIC<sup>PLUS</sup> Implementation)



### General Description

The Q68HC05xx QuickMCU is the industry's first internet-downloadable microcontroller core that can be programmed directly into a QuickCores MUSKETEER re-programmable IP delivery system using BoxView's integrated STAPL player. The QuickCores Q68HC05 QuickMCU is built on QuickCores patented real-time monitor architecture which allows monitoring and debugging of embedded applications in real-time using zero software overhead on the target side.

Further architectural enhancements of the QuickCores Q68HC05 over the industry standard version of 68HC05 include an optional 8 x 8 single-cycle hardware multiply instruction, relocatable stack and vector base address, and a three-stage instruction pipeline which eliminates at least one clock per op-code off instruction execution cycle times.

## Q68HC05xx Op-Code Map

LSB	Branch		Read-Modify-Write				Control		Register-Memory								
	DIR	DIR	REL	DIR	INH	INH	IX1	IX	INH	INH	IMM	DIR	EXT	IX2	IX1	IX	
	MSB	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
0	4 5 3 DIR	4 5 2 DIR	2 3 2 REF	5 5 2 DIR	1 3 1 INH	1 3 1 INH	5 6 2 IX1	5 5 1 IX	8 9 1 INH		2 2 2 IMM	3 3 2 DIR	4 4 3 EXT	4 5 3 IX2	5 4 2 IX1	2 3 1 IX	
1	4 5 3 DIR	4 5 2 DIR	2 3 2 REF						5 6 1 INH		2 2 2 IMM	3 3 2 DIR	4 4 3 EXT	4 5 3 IX2	5 4 2 IX1	2 3 1 IX	
2	4 5 3 DIR	4 5 2 DIR	2 3 2 REF		1 11 1 INH						2 2 2 IMM	3 3 2 DIR	4 4 3 EXT	4 5 3 IX2	5 4 2 IX1	2 3 1 IX	
3	4 5 3 DIR	4 5 2 DIR	2 3 2 REF	5 5 2 DIR	1 3 1 INH	1 3 1 INH	5 6 2 IX1	5 5 1 IX	10 10 1 INH		2 2 2 IMM	3 3 2 DIR	4 4 3 EXT	4 5 3 IX2	5 4 2 IX1	2 3 1 IX	
4	4 5 3 DIR	4 5 2 DIR	2 3 2 REF	5 5 2 DIR	1 3 1 INH	1 3 1 INH	5 6 2 IX1	5 5 1 IX		RESRVD	2 2 2 IMM	3 3 2 DIR	4 4 3 EXT	4 5 3 IX2	5 4 2 IX1	2 3 1 IX	
5	4 5 3 DIR	4 5 2 DIR	2 3 2 REF	5 5 2 DIR							2 2 2 IMM	3 3 2 DIR	4 4 3 EXT	4 5 3 IX2	5 4 2 IX1	2 3 1 IX	
6	4 5 3 DIR	4 5 2 DIR	2 3 2 REF	5 5 2 DIR	1 3 1 INH	1 3 1 INH	5 6 2 IX1	5 5 1 IX			2 2 2 IMM	3 3 2 DIR	4 4 3 EXT	4 5 3 IX2	5 4 2 IX1	2 3 1 IX	
7	4 5 3 DIR	4 5 2 DIR	2 3 2 REF	5 5 2 DIR	1 3 1 INH	1 3 1 INH	5 6 2 IX1	5 5 1 IX		TAX		3 4 2 DIR	4 5 3 EXT	4 6 3 IX2	5 5 2 IX1	2 4 1 IX	
8	4 5 3 DIR	4 5 2 DIR	2 3 2 REF	5 5 2 DIR	1 3 1 INH	1 3 1 INH	5 6 2 IX1	5 5 1 IX		RESRVD	1 2 1 INH	2 3 2 IMM	3 3 2 DIR	4 4 3 EXT	4 5 3 IX2	5 4 2 IX1	2 3 1 IX
9	4 5 3 DIR	4 5 2 DIR	2 3 2 REF	5 5 2 DIR	1 3 1 INH	1 3 1 INH	5 6 2 IX1	5 5 1 IX		RESRVD	1 2 1 INH	2 2 2 IMM	3 3 2 DIR	4 4 3 EXT	4 5 3 IX2	5 4 2 IX1	2 3 1 IX
A	4 5 3 DIR	4 5 2 DIR	2 3 2 REF	5 5 2 DIR	1 3 1 INH	1 3 1 INH	5 6 2 IX1	5 5 1 IX		RESRVD	1 2 1 INH	2 2 2 IMM	3 3 2 DIR	4 4 3 EXT	4 5 3 IX2	5 4 2 IX1	2 3 1 IX
B	4 5 3 DIR	4 5 2 DIR	2 3 2 REF							RESRVD	1 2 1 INH	2 2 2 IMM	3 3 2 DIR	4 4 3 EXT	4 5 3 IX2	5 4 2 IX1	2 3 1 IX
C	4 5 3 DIR	4 5 2 DIR	2 3 2 REF	5 5 2 DIR	1 3 1 INH	1 3 1 INH	5 6 2 IX1	5 5 1 IX		RESRVD	1 2 1 INH		2 3 2 DIR	3 3 2 EXT	3 4 2 IX2	4 3 2 IX1	2 2 1 IX
D	4 5 3 DIR	4 5 2 DIR	2 3 2 REF	4 4 2 DIR	1 3 1 INH	1 3 1 INH	4 5 2 IX1	4 4 1 IX		RESRVD	1 2 1 INH	5 6 2 IMM	5 5 2 DIR	6 6 3 EXT	6 7 3 IX2	5 6 2 IX1	5 5 1 IX
E	4 5 3 DIR	4 5 2 DIR	2 3 2 REF						1 2 1 INH	STOP	2 2 2 IMM	3 3 2 DIR	4 4 3 EXT	4 5 3 IX2	5 4 2 IX1	2 3 1 IX	
F	4 5 3 DIR	4 5 2 DIR	2 3 2 REF	5 5 2 DIR	1 3 1 INH	1 3 1 INH	5 6 2 IX1	5 5 1 IX	1 2 1 INH	WAIT		3 4 2 DIR	4 5 3 EXT	4 6 3 IX2	5 5 2 IX1	2 4 1 IX	


Number of cycles  
(QuickCores Q68HC05xx)

Number of cycles  
(Standard 'HC05)

Number of bytes

Addressing mode

Mnemonic



### Address Mode Abbreviations

DIR	Direct
IMM	Immediate
EXT	Extended
INH	Inherent
REL	Relative
IX	Indexed (no offset)
IX1	Indexed (8-bit offset)
IX2	Indexed (16-bit offset)